**JCRT.ORG** 

ISSN: 2320-2882



# INTERNATIONAL JOURNAL OF CREATIVE **RESEARCH THOUGHTS (IJCRT)**

An International Open Access, Peer-reviewed, Refereed Journal

# **IMPLEMENTATION OF 17-LEVEL** SYMMETRIC MULTILEVEL INVERTERS

<sup>1</sup>Dr.E.Sreeshobha, <sup>2</sup>Ambati.Sriram

<sup>1</sup>Assistant Professor, <sup>2</sup>Student <sup>1</sup>Department of Electrical Engineering, <sup>1</sup>University College of Engineering (A) Osmania University, Hyderabad, India.

Abstract: This paper implements a symmetric hybridized cascaded multilevel inverter for 17 level. The symmetric hybridized multilevel inverter topology consists of a modified H-bridge inverter, which results in an increase in the output voltage to five level from the three level by using a bi-directional switch at the midpoint of a dual-input dc source. The proposed topology with the staircase modulation technique has been verified using MATLAB-SIMULINK. The results of the proposed topologies are experimentally obtained for steady state, and the performance of the same is tested under different resistive and inductive load disturbance conditions. The results substantiate that these multilevel inverter topologies are better stabilized during load disturbance conditions with low total harmonic distortion, a lesser number of switches, and increased output voltage levels, and these topologies well suit for renewable energy applications.

Index Terms - Multilevel inverter; Cascade h-bridge, Hybridized cascade h-bridge, SPWM.

### I. INTRODUCTION

The multilevel inverters have been developed and utilized for higher voltage levels. In achieving higher voltage levels and power levels, hybridized cascaded multilevel inverters (MLI) are proven to be more flexible than conventional topologies[1-5]. Its property can be used to increase the power output of the inverter. Cascaded MLIs are constructed by linking in series output terminals of several H-bridge inverters. It is hence evident that this configuration supports high power levels with the use of low voltage rating components in inverters. In case of a fault in any one of the inverter cells, it can be easily and quickly replaced because of its modularity property Based on converter topology and its domain of application, each modulation technique has its own advantages and disadvantages [6-10]. High power applications utilize a frequency up to 1 kHz. PWM methods based on the carrier are classified into level shifted and phase shifted modulation schemes. Level shift modulation techniques are mostly employed in various applications to generate high-quality output waveforms. The cascaded MLI can be operated in both symmetric and asymmetric configuration[11-15]. In the symmetric configuration, the magnitude of input DC sources is equal, due to which a number of output levels are less in addition to utilizing more number of switches with increased total harmonic distortion (THD). Asymmetric MLI input DC sources are unequal due to which different voltage levels can be generated. By combining such voltage levels more levels can be generated with a lesser number of switches with a consequent reduction in THD.

#### **II. HYBRIDIZED CASCADE H-BRIDGE MLI**

This inverter uses several hybridized H-bridge inverters connected in series to provide a sinusoidal output voltage. Each cell contains one hybridized H-bridge and the output voltage generated by this multilevel inverter is actually the sum of all the voltages generated by each cell i.e. if there are k cells in an hybridized H-bridge multilevel inverter then a number of output voltage levels will be 4k+1 where as for cascade H-bridge it requires 2k+1 by this we can say how many switches are reduced and how much weight is reduced. This type of inverter has an advantage over the H-bridge and all other types of inverter as it requires fewer components as compared to the H-bridge inverters and all other types of inverter so its overall weight and price are also less.



Figure.1: 17 level hybridized cascade h-bridge MIL

The hybridized Cascaded H-bridge multilevel inverter uses switches. It requires less number of components in each level as compared to previous described types. This topology consists of series of power conversion cells and power can be easily scaled. The combination of 5 switches pair in each cell is called hybridized H-bridge. It consists of hybridized H-bride cells and each cell can provide 5 different voltages like zero, positive DC (+1V and +2V) and negative DC (-1V and -2V) voltages. In a single-phase inverter, each phase is connected to a single dc source. Each level generates three voltages which are positive, negative and zero. This can be obtained by connecting the AC source with the DC output and then using different combinations of the four switches. The inverter will remain ON when two switches with opposite positions will remain ON. It will turn OFF when all the inverters switch ON or OFF. To minimize the total harmonic distortion, switching angles are defined and implemented. The calculations for the measurement of switching angle will remain the same.

## III. SWITCHING TECHNIQUE OF HYBRIDIZED CASCADE H-BRIDGE

The operation of H-bridge topology can be interpreted in terms of two-stages. In the first stage, the output levels +V1, 0, -V1 is delivered by the association of bidirectional switch to the second leg on H-bridge while in the second stage, the output levels +2V1, 0, -2V1 are generated. The generated 5-level output voltage using symmetric basic hybridized cascaded MLI topology is depicted in Figure.3.2. The switching states representing the status of the basic MLI are given in Table 1.

Output voltage levels	Switching states					
switches	$S_1$	$S_2$	<b>S</b> <sub>3</sub>	$S_4$	SA	
+2 V	1	1	0	0	0	
+1 V	0	1	0	0	1	
0 V	0	1	0	1	0	
0 V	1	0	1	0	0	
-1 V	0	0	1	0	1	
-2 V	0	0	1	1	0	

Table 1: Switching states of hybridized cascade h-bridge

The following section discusses the choice of the number of sources, switches, and output voltage levels. In the symmetric hybrid and asymmetric multilevel inverters, the values of the dc sources are unequal so that number of output levels can be generated using a number of switches. It is assumed that the  $k_{th}$  cell is same DC sources.

In the proposed symmetric hybrid multilevel inverter the input DC sources are equal and the inverter equations can be written as follows.

$$\mathbf{V}_{d1} = \mathbf{V}_{d1} = \cdots = \mathbf{V}_{dk} = \mathbf{V}_d \tag{1}$$

The number of levels that can be determined is as follows where m is the no cell and n is the number of dc sources in each cell,

N Levels = 2mn + 1 (2)

The switches can be estimated as .N switch,

$$k = 2P_k + 1 \tag{3}$$

The maximum output voltage can be estimated as,

$$V_{o} = mnV_{d}$$
(4)

For the proposed asymmetric multilevel inverter the input DC sources are unequal and the equation can be written as,

$$\mathbf{V}_{\mathrm{d1}} = \mathbf{V}_{\mathrm{1}} = \mathbf{V}_{\mathrm{d}} \tag{5}$$

Then, the k<sup>th</sup> cell dc voltage source magnitude is given by

 $V_{dk} = (2P_1 + 1).(2P_2 + 1) \cdot \cdot \cdot (2P_{k-1} + 1).V_d$  (6)

Where  $k^{th}$  is the number of cells and  $P_k$  is the number dc voltage sources in the kth cell. The number of output voltage levels can be estimated as

(8)

N Levels = 
$$(2\mathbf{P}_1 + 1).(2\mathbf{P}_2 + 1) \cdot \cdot \cdot (2\mathbf{P}_m + 1)$$
 (7)

The maximum output voltage estimated is as follows,

$$V_o = [(2P_1 + 1).(2P_2 + 1) \cdot \cdot \cdot (2P_m + 1)] - 1 V_d/2$$

The number of switches estimated is .N switch,

$$\mathbf{k} = 2(\mathbf{P}_{\mathbf{k}} + 1) \tag{9}$$

By using the aforesaid equations the no. of switches, the no. of voltage levels and the o/p voltage of H-bridge topologies can be determined.

The 17-level symmetric cascaded H-bridge MLI. In this topology, the operation of every H-bridge is similar to the basic Hbridge topology. In this symmetric inverter, pulses are generated using PWM modulation scheme for obtaining different output voltage levels. The pulses are generated individually and fed to the first, second, third and fourth stage respectively and finally, all

							-											
Vo	8	7	6	5	4	3	2	1	0	0	-1	-2	-3	-4	-5	-6	-7	-8
<b>S</b> 1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0
<b>S</b> <sub>2</sub>	1	1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0
<b>S</b> 3	0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	1	1
<b>S</b> 4	0	0	0	0	0	0	0	0	0	1	0	1	1	1	1	1	1	1
<b>S</b> 5	1	1	1	1	1	0	0	0	1	0	0	0	0	0	0	0	0	0
<b>S</b> 6	1	1	1	1	1	1	1	1	0	1	1	1	0	0	0	0	0	0
<b>S</b> 7	0	0	0	0	0	0	0	0	1	0	0	0	1	1	1	1	1	1
<b>S</b> 8	0	0	0	0	0	1	1	1	0	1	1	1	0	1	1	1	1	1
<b>S</b> 9	1	1	1	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
S10	1	1	1	1	1	1	1	1	0	1	1	1	1	1	0	0	0	0
S11	0	0	0	0	0	0	0	0	1	0	0	0	0	0	1	1	1	1
S12	0	0	0	0	1	1	1	1	0	1	1	1	1	1	0	1	1	1
S13	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
S14	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	0	0
S15	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	1	1
S16	0	0	1	1	1	1	1	1	0	1	1	1	1	1	1	1	0	1
SA	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0	0
SB	0	0	0	0	0	1	0	0	0	0	0	0	1	0	0	0	0	0
Sc	0	0	0	1	0	0	0	0	0	0	0	0	0	0	1	0	0	0
SD	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0

Table 2: Switching state of hybridized cascade h-bridge for 17 levels

The outputs of the individual stages are combined to obtain the required output voltage. The control states of the power switches. In this topology, all the input voltage sources are fixed as v = 100 v for acquiring the maximum peak to peak voltage of 1200 v at the load ends. The load used for testing is 1000hm resistor. The voltages at various stages, output voltage and current. The proposed topology consists of diode, supply voltage and switches. The switched capacitor doubles the input voltage at the load ends. The proposed topology produces +v and +2v voltage levels at the load ends with a lesser number of switches. The switching patterns for the switches s1&s2, voltage ac during on & off period of the switch and the output voltage across the load, the load voltage is equal to the input voltage i.e. 100 v. The results show that the output voltage is becoming 4times. Using this topology more output voltage can be obtained for multi-levels with the minimum input voltage. From figure 1, we can analysis the operation by taking help of the table 2. When the switches s2, s4, s6, s8, s10, s12, s14, s16 or s1, s3, s5, s7, s9, s11, s13, s15 are on state and remaining are off state there will be no path for current hence the output voltage will be 0 level. When s2, s4, s6, s8, s10, s12, s14, s16, sa are on and remaining are off the output voltage at resistor is +1 level. Similarly, when s3, s4, s6, s8, s10, s12, s14, s16, sa are on and remaining are off the output voltage at resistor is -1 level. When s1, s2, s4, s6, s8, s10, s12, s14, s16 are on and remaining are off the output voltage at resistor is +2 level. Similarly, when s3, s4, s6, s8, s10, s12, s14, s16 are on and remaining are off the output voltage at resistor is -2 level. When s1, s2, s6, s8, s10, s12, s14, s16, sb are on and remaining are off the output voltage at resistor is +3 level. Similarly, when s3, s4, s7,s10, s12, s14, s16,sb are on and remaining are off the output voltage at resistor is -3level. When s1, s2, s6, s8, s10, s12, s14, s16 are on and remaining are off the output voltage at resistor is +4level. Similarly, when s3, s4, s7, s8, s10, s12, s14, s16 are on and remaining are off the output voltage at resistor is -4 level. When s1, s2, s5, s6, s14, s16, sc are on and remaining are off the output voltage at resistor is +5level. Similarly, when s3, s4, s7,s8, s11, s14, s16, sc are on and remaining are off the output voltage at resistor is -5level. When s1, s2, s5,s6, s9, s10, s14, s16 are on and remaining are off the output voltage at resistor is +6level. Similarly, when s3, s4, s7, s8, s11, s12, s14, s16are on and remaining are off the output voltage at resistor is -6level. When s1, s2, s5, s6, s9, s10, s14, sd are on and remaining are off the output voltage at resistor is +7level. Similarly, when S<sub>3</sub>, S<sub>6</sub>, S<sub>4</sub>, S<sub>8</sub>, S<sub>8</sub>, S<sub>10</sub>, S<sub>12</sub>, S<sub>14</sub>, S<sub>16</sub>, S<sub>D</sub> are on and remaining are off the output voltage at resistor is -7 level. When  $S_1, S_2, S_5, S_6, S_9, S_{10}, S_{13}, S_{14}$  are on and remaining are off the output voltage at resistor is +8level. Similarly,

When  $S_3, S_4, S_7, S_8, S_{11}, S_{12}, S_{15}, S_{16}$  are on and remaining are of the output voltage at resistor is -8 level. In this way total 17 levels of symmetric multilevel inverter are obtained.



The term SPWM stands for "Sinusoidal pulse width modulation" is a technique of pulse width modulation used in inverters. An inverter generates an output of AC voltage from an input of DC with the help of switching circuits to reproduce a sine wave by generating one or more square pulses of voltage per half cycle. If the size of the pulses is adjusted, the output is said to be pulse width modulated. With this modulation, some pulses are produced per half cycle. The pulses close to the ends of the half cycle are constantly narrower than the the pulses close to the center of the half cycle such that the pulse widths are comparative to the equivalent amplitude of a sine wave at that part of the cycle.

The term SPWM stands for "Sinusoidal pulse width modulation" is a technique of pulse width modulation used in inverters. An inverter generates an output of AC voltage from an input of DC with the help of switching circuits to reproduce a sine wave by generating one or more square pulses of voltage per half cycle. If the size of the pulses is adjusted, the output is said to be pulse width modulated. With this modulation, some pulses are produced per half cycle. The pulses close to the ends of the half cycle are constantly narrower than the pulses close to the center of the half cycle such that the pulse widths are comparative to the equivalent amplitude of a sine wave at that part of the cycle.

**IV. SIMULATION RESULT** 

In Figure 3 17-level symmetrical Multi level inverter topology consist of 4 units, in each unit there are 4 diodes, two supply voltage sources and 5 switches. The pulses are generated individually and fed to switches.



Figure 3: 17 level hybridized cascade h-bridge MIL Simulation diagram

The fallowing are current waveform, voltage waveform and FFT analysis simulation results of hybridized cascade h-bridge and cascade h-bridge respectively.



Figure.3: Output load current wave form of 17-level hybridized MLI for RL- load



Figure.5: Voltage wave form THD hybridized cascade hybrid for RL load



Figure.8: Voltage wave form THD with cascade h bridge MLI for RL load

The above results of 17 level hybridized cascade h-bridge and 17 level cascade h-bridge are illustrated in the below table 3and table 4.

RL Load	Peak to	RMS	Peak to	RMS	THD
	peak	Voltage	peak	Current	
	Voltage		Current		
Hybrid	1210.9V	428.2V	120.19A	42.521A	7.80%
Cascade	1369.3V	484.2V	136.59A	48.3A	13.9%

Table 3: Outputs values of 17-level MLI

	Cascade H-bridge	Hybridized Cascade H-bridge
Levels	17-level	17-level
Total no. of legs	8	4
Levels per leg	3 (+1, 0, -1) for 1 <sup>st</sup> leg; 2(+1, -1) for other legs	5(+2, +1, 0, -1, -2) for 1 <sup>st</sup> leg; 4(+2, +1, -1, -2) for other legs
Total levels	1×3+7×2=17	1×5+3×4= 17
No. of switches per leg	4 MOSFETS	5 MOSFETS
Total no. of switches	32	20
Load type	RL load	RL load
THD	13.9%	7.80%

# Table 4: Comparison between cascade h-bridge and hybridized cascade h-bridge MLI

Therefore, It can be concluded in reference with the table 3 and table 4, about the better performance of hybridized cascade 17-level multilevel inverter in comparison with cascaded H-bridge multilevel inverter in terms of No. of legs, Switches and cost factor. With Improved THD% from 13.98% to 7.80% for RL load.

#### V. CONCLUSION

The analysis of a 17-level hybridized cascade H-bridge and cascade h-bridge symmetric multilevel inverters is simulated for RL-load. It is shown from results that the system is readily adaptive and maintains a stable output voltage with 7.80% and 13.89% THD for 17-level multilevel inverter for hybridized cascade h bridge RL load, and cascade h bridge RL load respectively. The hybridized cascade H-bridge topology is best suitable compared to cascade h bridge. Due to low THD, these topologies inherently utilize a lesser number of switches and a minimum number of dc input voltage sources. For less no. of switches more levels of output is obtained.

#### REFERENCES

- [1] J.Rodriguez and F.Z.Peng, "Multilevel inverters: A survey of topologies, controls and applications", IEEETrans.Ind.Electron., vol.49, no. 4, pp. 724-738, Aug.2002.
- [2] E.Babaei, S.Laali and S.Alilu, "Cascaded multilevel inverter with series connection of novel h-bridge basic units," IEEETrans.Ind.Electron., vol.61, no.12, pp.6664-6671, Dec.2014.
- [3] J.Ebrahimi, E.Babaei, and G.B.Gharehpetian, "A new topology of cascaded multi level converters with reduced number of components for high voltage applications," IEEETrans.PowerElectron., vol.26, no.11, pp.3109–31.18, Nov.2011.
- [4] B.P.Reddy, M.R.A, M.Sahoo and S.Keerthipat, "A fault tolerant multi level inverter for improving the performance of pole-phase modulated nine-phase induction motor drive," IEEETrans.Ind.Electron.,to be published doi:10.1109/TIE.2017.
- [5] H.M.Basri1 and S.Mekhile, "Digital predictive current control of multi level four-leg voltage-source inverter under balanced and unbalanced load conditions," IETElectr.PowerAppl., vol.11,no.8,pp.1499–1508,2017.M.G.
- [6] Y.Leietal., ''A2-kW single-phases even-level flying capacitor multilevel inverter with an active energy buffer,'' IEEETrans.PowerElectron., vol.32, no.11, pp.8570–8581, Nov.2017.
- [7] Y.SureshandA.K.Panda, "Investigationonhybridcascadedmultilevelinverterwithreduceddcsources," Renew.Sustain.EnergyRe v.,vol.26,pp.49–59,Oct.2013.
- [8] C.I.OdehandD.B.N.Nnadi, "Single-phase, 17-levelhybridizedcascadedmultilevelinverter," Electr. PowerCompon. Syst., vol. 41, no. 2, pp. 182–196, 2013.
- [9] M.F.M.Elias, N.A.Rahim, H.W.Ping, and M.N.Uddin, "Asymmetrical cascaded multilevelin verter based on transistor-clamped Hbridgepowercell," IEEE Trans. Ind. Appl., vol. 50, no. 6, pp. 4281–4288, Nov. / Dec. 2014.
- [10] J.DixonandL.Moran, "Highlevelmultistepinverteroptimizationusingaminimumnumberofpowertransistors," IEEE Trans. PowerElectron., vol.21, no.2, pp.33 0–337, Mar. 2006.
- [11] S.-J.Park, F.-S.Kang, M.H.Lee, and C.-U.Kim, "Anewsingle-phasefivelevel PWM inverter employing a deadbeat control scheme," IEEE Trans. Power Electron., vol. 18, no. 3, pp. 831–843, May 2003.
- [12] S.J.deMesquita, F.L.M.Antunes, and S.Daher, "Ahigh resolution output voltage multilevelin verter topology with few cascade-
- connectedcells,''inProc.29thAnnu.IEEEAppl.PowerElectron.Conf.Expo.,Mar.2014,pp.289–296. [13] C.I.OdehandD.B.N.Nnadi,''Single-phase9-level
- cascadedmultilevelinverter, ''IETPowerElectron., vol.6, no.3, pp.468–477, 2013.
- [14] F.-S.Kang,S.-J.Park,S.E.Cho,C.-U.Kim,andT.Ise, "MultilevelPWMinverterssuitable for the useofstandalonephotovoltaicpowersystems," IEEE Trans. EnergyConvers., vol.20, no.4, pp.906–915, Dec. 2005.

hybridized

- [15] C.I.Odeh, D.B.Nnadi, and E.S.Obe, "Three-phase, five
  - evelmultilevelinvertertopology,"Electr.PowerCompon.Syst., vol.40, no.4, pp.1522-1532, 2012.