Load Current Ripple Reduction in Single Stage Single Switch High Power Factor Constant Current Switch Mode Power Supply

1Ravi Sharma, 2Abhishek Shrivastava
1M.Tech Scholar, 2Assistant Professor
1Department of Electronics and Communication Engineering
1SRCEM, Gwalior, India

Abstract: This paper discusses the inherent problem of high ripple in load current of HPF type single stage single switch constant current SMPS. This SMPS topology is widely used in modern LED control gear solution to achieve all critical parameters, like good line and load regulation, efficiency, high power factor, input current harmonics, surge immunity, EMI/EMC and we also achieve low cost of total solution. There are many advantages of this topology but on the other hand it comes with a big disadvantage of ripple in load current which causes the flicker (double line frequency) in light. In general, naked human eye cannot detect this flicker and that’s why this topology is widely accepted by most of the light manufacturer.

However recent healthcare studies shows that this flicker can be detect by human brain and can cause human health problem like headache, eye strain, impaired visual performance. Camera can also detect this low frequency flicker during photography, where the images are cut with several black lines and it is not possible to properly shoot. This is the major concern from professional photographers, lighting design architect while designing a lighting design of a hotel, commercial building, monuments etc.

We will discuss a low cost solution to eliminate this low frequency flicker from load current so that we can resolve this big challenge of HPF type single stage single switch SMPS and do not increase product cost too much which make the product out of the pocket of customers.

Index Terms – LED, HPF, Flicker, EMI/EMC, Ripple, Surge.

I. INTRODUCTION

LEDs are always considered as a replacement of incandescent or fluorescent lamps since its inception but because of its low lumen output, it could not capture the light source in daily life. Many work has been done on the refinement of LEDs to make it real replacement to conventional lighting sources and today it has come true and LEDs has already taken a mass volume as a general lighting product in our routine life and gives advantages on high lumen/watt output, higher life cycle, easy to design compact and decorative lamps.

When LED product started taking place of light source that time the cost was a bigger challenge and these products were out of the pocket from consumer. Though LED products has many advantages over incandescent lamps but due to its higher cost they could not take the place of light source in our daily life. Hence there was a constant innovation was required to make the LED as a cost effective product and real replacement of light source in our daily needs.

LED product can be tearing down mainly in four components (Mechanical, Electrical, Optical and Thermal). In LED product electrical component was contributing significant cost in total product costing because of selected topologies that time to meet the different government regulations. Initially HPF two stage isolated topology were used to make the electronic control gear and then many manufacturers shifted to single stage LPF isolated topology which has the greater advantage over cost. Now a days manufacturer are using HPF type Non-isolated, HPF type isolated topology as per different product application (Indoor, Outdoor, Industrial, commercial, Residential). In general these three topology can easily meet product/government regulations like HPF, Harmonics, Lumen Efficacy, Control gear efficiency, long life cycle...etc. and have greater cost advantage on earlier used topologies.

As we know that all technology or innovation has advantages and disadvantages and the biggest disadvantage in HPF type single stage single switch topology is low frequency (double line frequency) ripple in load current. Which causes the flicker in LED and also known as stroboscopic effect. However this flicker is acceptable because it is largely imperceptible and naked human eye cannot detect it. Recent studies shows that this flicker can be detect by human brain and can cause human health problem like Headache, Eye strain, impaired visual performance, or in extreme cases Epileptic seizure. It can also effect the LED source life cycle and other issues during photography or videography.
We have taken a HPF type single stage single switch isolated LED control gear to check the ripple content in load current at full load condition.

We have used a digital phosphor oscilloscope to measure load current waveform in single stage single switch active power factor corrected constant current switch mode power supply. The following reading is taken from above Oscilloscope waveform.

- Mean Value of Load Current: 734mA
- RMS Value of Load Current: 759mA
- Upper Peak Value of Load Current: 1008mA
- Lower Peak Value of Load Current: 456mA
- Peak-to-Peak Value of Ripple in Load Current: 1008 - 456 = 552mA
- Percentage Value of Ripple in Load Current: 37.6%

\[
\text{Ripple in load current (\%) = } \frac{\text{Peak to peak value of ripple in load current}}{2 \times \text{Mean value of load current}} \times 100
\]
Electrical Parameters measured of a Flyback converter

<table>
<thead>
<tr>
<th>V&lt;sub&gt;IN&lt;/sub&gt; (VAC)</th>
<th>I&lt;sub&gt;IN&lt;/sub&gt; (A)</th>
<th>P&lt;sub&gt;IN&lt;/sub&gt; (W)</th>
<th>PF</th>
<th>I-THD</th>
<th>V&lt;sub&gt;OUT&lt;/sub&gt; (VDC)</th>
<th>I&lt;sub&gt;OUT&lt;/sub&gt; (A)</th>
<th>P&lt;sub&gt;OUT&lt;/sub&gt; (W)</th>
<th>Efficiency (η)</th>
<th>Ripple in Load Current</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>0.345</td>
<td>34.5</td>
<td>0.992</td>
<td>4.7</td>
<td>38.2</td>
<td>0.768</td>
<td>29.4</td>
<td>85</td>
<td>39.8</td>
</tr>
<tr>
<td>230</td>
<td>0.139</td>
<td>31.8</td>
<td>0.990</td>
<td>3.3</td>
<td>38.0</td>
<td>0.734</td>
<td>27.9</td>
<td>88</td>
<td>37.6</td>
</tr>
<tr>
<td>300</td>
<td>0.107</td>
<td>31.5</td>
<td>0.976</td>
<td>5.4</td>
<td>37.9</td>
<td>0.721</td>
<td>27.3</td>
<td>87</td>
<td>38.0</td>
</tr>
</tbody>
</table>

We can see that the above electrical measurement table of Flyback converter (HPF single stage single switch) can meet all electrical parameters but the ripple content in load current is very high which causes the flicker in LED load.

To understand the behavior of more ripple current in LED load when the output filter capacitor value is less we need to understand the basic V-I characteristic of LED. As per V-I curve of LED we can see that small variation in LED forward voltage causes large variation in LED forward current. We have taken the example of V-I characteristic from Philips Lumileds Luxeon Rebel series LED datasheet which can refer in below given figure.

From the V-I characteristic of LED, it is easy to note that a slight variation in forward voltage is causing the large variation in forward current. Example: LED forward current 100mA is at forward voltage of 2.7V and forward current 1000mA is at forward voltage of 3.3V. It means around 600mV variation in forward voltage is causing large variation in forward current which is increased by 10 times of initial value.
Now we’ll observe the voltage and current waveform at the output of Flyback converter. We can see that there is a small amount of AC component (sine wave) in DC output voltage and variation in LED current is in the same phase but amplitude is large comparatively to voltage. It is because of basic characteristic offered by LED.

Figure 5: Actual measurement of ripple content in load voltage and load current

Yellow color waveform is showing the output voltage and green color waveform is showing output current of a Flyback converter. So, we can conclude that the variation in forward voltage of LED string is the reason of large ripple current.

II. LITERATURE SURVEY

Fang, Peng, et al. [1] in his paper had proposed a ripple cancellation technique, where resistors used for signal conditioning are within 0.5% tolerance, so that AC ripple amplitude can be set in a precise way. Op Amps used are within 120Hz frequency signal. TLV274CDR (TI) is used to reduce static power consumption and BOM cost. A method to minimize the ripple current while also maintaining a small output capacitance is proposed in [2-3]. Barwar, Manish Kumar, et al. [4] had proposed RC method to remove ripple and eliminate the electrolytic capacitor. A multilevel converter topology is used to maintain UPF and reduces the voltage stress across the switches. This method decouples the output voltage control and multilevel converter, which further eliminates the impact of the load on converter and UPF. The peak efficiency of the converter has been noted as 89%.

III. PROPOSED SOLUTION ARCHITECTURE/SCHEMATIC

As explained above we can say that the variation in forward voltage of LED string is causing the large variation in LED current and which can be seen as a ripple content in output current.

If we can find some way which can help to keep the string voltage constant than we will be able to control variation in LED current in a better way. There could be some way like increasing output capacitor value, increasing output bleeder resistance value, increasing dynamic resistance value. To slow down discharging of output capacitor by adding fix resistance to LED string. We can discuss the above solution disadvantages in brief.

1. Increasing output capacitance will cause large system startup time, more space, high cost
2. Increasing output bleeder resistance will cause slow discharge of capacitor which can create issue in factory processes
3. Increasing dynamic resistance of LED. Higher dynamic resistance LEDs have higher dissipation in package which creates thermal challenge and lumen depreciation and working life
4. Adding fix resistance cause direct power dissipation loss which creates thermal challenge and product life cycle

We can design a circuit which can adjust the load negative terminal in phase to the ripple content in load current (Try to maintain constant voltage across the load) which will help to reduce ripple content in LED current by a great extent. If we can bring down the LED current ripple ≤ 5% than it will difficult to capture it in camera and it also reduced the human health concern by a great extent. Below figure shows the block diagram of proposed solution.
IV. WORKING PRINCIPLE

The above block diagram is showing the basic version and not showing the gate control section and will discuss the basic principle of eliminating ripple content from load current. We will discuss gate control section further in below given block diagram of our proposed solution.

Basically we are trying to replicate the same ripple voltage of load across the active switch (Between Drain and Source terminal of N-MOSFET) used in above block diagram so that load can see the constant potential difference. When we say that load is experiencing constant potential difference it means that load is seeing voltage without any ripple content in it. It means ripple content is already eliminated from load voltage which is causing load current without any ripple content in it.

![Image of Block Diagram](image_url)

Figure 6 Block Diagram of proposed solution

<table>
<thead>
<tr>
<th>S.No.</th>
<th>Name</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>R-VDD</td>
<td>Resistance to limit current internal power supply section (10kΩ ~ 50kΩ)</td>
</tr>
<tr>
<td>2</td>
<td>C-VDD</td>
<td>Capacitor which help to hold charge for power supply section (1µF ~ 4.7µF)</td>
</tr>
<tr>
<td>3</td>
<td>VDD</td>
<td>Internal power supply section input</td>
</tr>
<tr>
<td>4</td>
<td>C-INT</td>
<td>External Integration capacitor</td>
</tr>
<tr>
<td>5</td>
<td>GND</td>
<td>Ground</td>
</tr>
<tr>
<td>6</td>
<td>GDRV</td>
<td>External MOS Gate Drive</td>
</tr>
<tr>
<td>7</td>
<td>R-Gate</td>
<td>Current limiting resistance in gate section of external MOS (10Ω ~ 10kΩ)</td>
</tr>
<tr>
<td>8</td>
<td>CS</td>
<td>Load current sense input</td>
</tr>
<tr>
<td>9</td>
<td>R-SENSE</td>
<td>Load current sense (shunt) resistance (0.1Ω ~ 5Ω)</td>
</tr>
<tr>
<td>10</td>
<td>N-MOS</td>
<td>N channel MOSFET (BVDS ≥ Open Circuit Voltage of Flyback converter)</td>
</tr>
</tbody>
</table>

Now we will discuss here the gate control mechanism of the proposed solution. In above block diagram of proposed solution we can see that there is a control signal block which is trying to replicate the same ripple voltage envelope across the capacitor used at C-INT location with the help of fix internal reference generator. This capacitor is working as an integrator and generating a reference voltage to the current regulator section. Current regulator is sensing the actual load current using a shunt resistance at R-SENSE location. Current regulator will control the N-MOS gate voltage in a way that it replicate the same voltage across R-SENSE location as compare to reference voltage generated by the integration capacitor located at C-INT location. So we can say that the voltage across R-SENSE is same as to internal reference voltage generated by integration capacitor at C-INT location. Since internal reference voltage which is generated by capacitor at C-INT location is similar and in same phase to the ripple voltage between terminal Load+ and GND so the voltage will also be the same and similar across R-SENSE. We can derive below equation.

\[ V_{SENSE} = I_{Load} \times R_{SENSE} = V_{ref-CAP} \]

Since drain is connected to the load negative terminal hence load negative terminal potential is getting driven in similar way as drain is getting driven. It means load negative terminal is also seeing the same ripple content as load positive terminal is seeing. It means that the potential difference between load positive and load negative terminal will always remain constant, because we are able to keep potential difference constant between load positive and negative terminal it means load is not having any ripple content in load voltage and this is causing a constant current flow through the load without having any ripple content in it.
V. SIMULATION RESULT

Now we built the complete system using first stage as a flyback converter and second stage as a ripple elimination circuit and took the electrical parameters of the board than below simulation results were observed.

Table 3 Electrical parameter of simulation results

<table>
<thead>
<tr>
<th>V_IN (VAC)</th>
<th>I_IN (A)</th>
<th>P_IN (W)</th>
<th>PF</th>
<th>I-THD</th>
<th>V_OUT (VDC)</th>
<th>I_OUT (A)</th>
<th>P_OUT (W)</th>
<th>Efficiency (n)</th>
<th>Ripple in Load Current</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>0.355</td>
<td>35.73</td>
<td>0.998</td>
<td>4.8</td>
<td>37.84</td>
<td>0.767</td>
<td>29.02</td>
<td>83</td>
<td>2.1</td>
</tr>
<tr>
<td>230</td>
<td>0.144</td>
<td>32.24</td>
<td>0.991</td>
<td>3.3</td>
<td>37.69</td>
<td>0.733</td>
<td>27.63</td>
<td>86</td>
<td>2.2</td>
</tr>
<tr>
<td>300</td>
<td>0.110</td>
<td>32.38</td>
<td>0.977</td>
<td>5.4</td>
<td>37.54</td>
<td>0.720</td>
<td>27.03</td>
<td>84</td>
<td>1.7</td>
</tr>
</tbody>
</table>

![Simulation result](image)

Figure 7 Simulation result

Green color waveform is showing the current in load and yellow color waveform is showing the potential different between load+ and load- terminal.

- Mean Value of Load Current: 735mA
- RMS Value of Load Current: 735mA
- Upper Peak Value of Load Current: 748mA
- Lower Peak Value of Load Current: 716mA
- Peak-to-Peak Value of Ripple in Load Current: 748-716 = 32mA
- Percentage Value of Ripple in Load Current: 2.2%

\[
Ripple \text{ in load current (\%)} = \frac{\text{Peak to peak value of ripple in load current}}{2 \times \text{Mean value of load current}} \times 100
\]

It is clearly visible from above given simulation result of complete system (Flyback converter + Ripple elimination stage) and by doing waveform analysis of load voltage and load current that the ripple content which was present earlier has been eliminated by an great extent and now we can see the output current as a pure DC current instead of earlier DC current with 100Hz AC component in it.

This new stage is helping us not only to remove ripple from load current but the total implementation cost is also very less comparatively to earlier proposed solution with two power conversion stage. Hence we can now continue to use single stage single switch flyback converter and can take all the benefit of this topology. Where low ripple load current is required we can build this small stage after the output stage of flyback converter. This circuit is very simple and easy to implement and it also required very less space and because of this it can be used as a separate module too.
The above waveform analysis is done to find out the potential difference between load positive terminal and GND terminal, potential difference between drain and source terminal of active switch (N-MOS), and potential difference between load positive and load negative terminal.

Please refer below given color code to see voltage between different terminals:

- Yellow Color – Showing potential difference between load positive terminal and ground terminal
- Blue Color – Showing potential difference between drain and source terminal of active switch (N-MOS)
- Purple color – Showing potential difference between load positive terminal and load negative terminal

From the waveform analysis between different terminals, it is clearly visible that the potential difference between load positive and load negative terminal is constant and load is experiencing almost negligible ripple content in voltage across it. Constant load voltage is helping to reduce ripple content in load current by a great extent.

VI. CONCLUSION

The study of our solution in this paper shows that we have achieved a very good solution for removing ripple content from load current in single stage single switch high power factor constant current switch mode power supply. From the given block/schematic diagram of our solution we can find that the cost of this complete solution is very less and negligible increase in total system cost. Which help us to easily consider single stage high power factor constant current power supply with this ripple elimination circuit. By using this system architecture we can easily achieve high power factor, good input current THD and on the other hand we can also eliminate ripple content in load current by great extent. In our test circuit of 30W power supply we have achieved good ripple current 2.2% which was earlier 37.6% (without ripple elimination circuit) and also achieve good system efficiency greater than 85% at typical input voltage. Which is a good proposition with respect to “system complexity in design Vs system cost Vs product form factor” [4].

Below given table can be referred for a comprehensive view to look at the pros and cons of different topologies of power converter. We can see that using ripple elimination circuit in conjunction with single stage high power factor (APFC) topologies gives the best result in different aspects.
### Table 4: Pros and cons of different topologies of power converter

<table>
<thead>
<tr>
<th>Topology</th>
<th>Line Regulation</th>
<th>Load Ripple Current</th>
<th>I-THD</th>
<th>Power Factor</th>
<th>Efficiency</th>
<th>Cost Idea</th>
</tr>
</thead>
<tbody>
<tr>
<td>Active PFC + Flyback (Two Stage)</td>
<td>Best</td>
<td>Best</td>
<td>Best</td>
<td>Best</td>
<td>Better</td>
<td>High</td>
</tr>
<tr>
<td>Active PFC + Buck (Two Stage)</td>
<td>Best</td>
<td>Best</td>
<td>Best</td>
<td>Better</td>
<td>Better</td>
<td>High</td>
</tr>
<tr>
<td>LPF Flyback + Passive PFC</td>
<td>Better</td>
<td>Poor</td>
<td>Poor</td>
<td>Good</td>
<td>Good</td>
<td>Medium</td>
</tr>
<tr>
<td>LPF Buck + Passive PFC</td>
<td>Better</td>
<td>Poor</td>
<td>Poor</td>
<td>Better</td>
<td>Better</td>
<td>Low</td>
</tr>
<tr>
<td>Active PFC Flyback (Single Stage)</td>
<td>Good</td>
<td>Poor</td>
<td>Better</td>
<td>Better</td>
<td>Best</td>
<td>Low</td>
</tr>
<tr>
<td>Active PFC Buck (Single Stage)</td>
<td>Good</td>
<td>Poor</td>
<td>Poor</td>
<td>Better</td>
<td>Best</td>
<td>Very Low</td>
</tr>
<tr>
<td>Active PFC Buck + Ripple Elimination</td>
<td>Good</td>
<td>Better</td>
<td>Better</td>
<td>Better</td>
<td>Best</td>
<td>Medium</td>
</tr>
<tr>
<td>Active PFC Flyback + Ripple Elimination</td>
<td>Good</td>
<td>Better</td>
<td>Poor</td>
<td>Better</td>
<td>Best</td>
<td>Low</td>
</tr>
</tbody>
</table>

The above study of our solution shows that we have achieved a very good solution for removing ripple content from load current in single stage single switch high power factor constant current switch mode power supply.

### REFERENCES


