ISSN: 2320-2882

IJCRT.ORG



INTERNATIONAL JOURNAL OF CREATIVE RESEARCH THOUGHTS (IJCRT)

An International Open Access, Peer-reviewed, Refereed Journal

DESIGN OF LOW POWER LESS LEAKAGE QUARTERNARY ADDER USING FINFET

M.Sutha ME Student,

Department of ECE, Vivekanandha College of Engineering for Women, Namakkal, India

Dr.R. Nirmala Associate professor, Department of ECE, Vivekanandha College of Engineering for Women ,Namakkal, India

Dr.PT. Kalaivani Associate professor Department of ECE, Vivekanandha College of Engineering for Women, Namakkal, India

ABSTRACT: The Multi-valued logic (MVL) was more efficient logic than binary logic. A QTL Full Adder (QFA) is designed with support of Fin-Field Effect Transistor (FinFET) technology. FinFET provides low static leakage current, low switching voltage and power consumption. The Main aim is to design a Quaternary adder with minimum power and leakage with FinFET Technology.

Keywords: Multi-valued logic (MVL), Quaternary Logic (QTL), FinFET.

I. INTRODUCTION

The VLSI circuit has advanced Integrated Circuits (IC). The VLSI chips have external issues on chip. The MVL circuits are realized by 2 methods namely, 1) Current-mode and 2) Voltage mode. Current-mode circuits, power consumption is high because of poor current flow. The Reduction of noise is crucial task.

The Quaternary numeral system has base as 4. The Digits 0, 1, 2 and 3 was used for representing any real numbers. In Quaternary numeral system '4' is denoted as maximum number. The Quaternary logic are denoted as {0, 1, 2, 3}. The Cost of input/output (I/O) pins should be taken into account. Every extra bus line has overall system was crucial. FinFET is known as Fin Field Effect Transistor. The FinFET word was derived from set of fins. A Multi-gate transistor has wide variety of gates. In FinFET, thin silicon film wrapped around the conducting channel. The Thickness of device depends upon channel length. FinFET device provides better performances than MOSFET technology.





II. LITERATURE SURVEY

Hajare et al (2019) [1] designed FinFET based full adders. The MOSFET suffers with short channel effects. The FinFET based 28T and 16T 1-bit full adders was carried out in HSPICE software. The FinFET based full adder design was effective than MOSFET. A. Raghunandan and D. R. Shilpa (2019) [2] innovated High-Speed Hybrid Full Adders using FinFET 18nm Technology. The Hybrid full-adder circuits based on novel full-swing XOR-XNOR gates. This Experiment was carried out using Cadence virtuoso tool with 18nm FinFET technology. The HFA NB 26T achieved a smallest delay. V.M Senthilkumar and S. Sowmiya (2017) [3] used FinFET based 4-2 compressor with FinFET 32nm technology. The Two new approximate 4:2 compressors and full adder was designed using 10 transistors to evaluate 4 bit Dadda multiplier. This Experiment was carried out using HSPICE tool. M. Yang and E. Oruklu et al (2018) [4] applied full adder circuit design using Lateral Gate-All-Around (LGAA) FETs. Full-adder data path circuits using Lateral GAA FETs (LGAA FETs) based on BSIMCMG model are analyzed. W. -X. You et al (2019) [5] evaluated NC-FinFET based subsystemlevel logic circuits. The NC-FinFET aspect on performance was discussed. H. Thapliyal et al (2018) [6] simulated MTJ/CMOS design. This Design are simulated with 45 nm CMOS technology. The MTJ/CMOS OR, AND, XOR, MUX and full adder designs had low power. H. Naseri and S. Timarchi et al (2018) [7] designed XOR/XNOR for low-power and fast full adder. The Experiment carried out using HSPICE and Cadence Virtuoso. The 65-nm CMOS process technology was utilized. Particle swarm optimization algorithm was utilized. A. Chauhan et al (2020) [8] analyzed low power quaternary adder using CNFET. Multi-valued logic (MVL) such as Quaternary Logic (QTL) was utilized. Carbon Nano-tube Field Effect Transistor (CNFET) was utilized to design QFA. The Experiment was carried out using Cadence Virtuoso. Roosta et al (2019) [9] designed multiplexerbased quaternary full adder. The Quaternary multiplexer 4:1 was designed with carbon nanotube field-effect transistors (CNFETs) 32-nm technology. The Experiment was carried out using HSPICE simulator. Takbiri et al (2020) [10] used multiplevalued logic (MVL) at Noise margin (NM) calculations. In MVL NM calculations are used to execute the equations with higher radixes. A. K. Panda et al (2020) [11] used 3 operand binary adder. FPGA with 32nm CMOS technology. G. Dimitrakopoulos et al (2021) [12] discussed Sum Propagate Adders.

III. EXISTING METHODOLOGY

A. BINARY ADDERS

Binary Adders is used to add two binary digits. Combinational logic circuit was designed with logic gates. Binary adder is basic combinational logic circuits. It doesn't have any memory unit.

Binary	Quaternary
00	0
01	1
10	2
11	3

Table. 1(a) Represents binary to quaternary conversion

B. CMOS TECHNOLOGY

CMOS (complementary metal-oxide used semiconductor) in transistors. is Α complementary metal-oxide semiconductor (CMOS) consists of a pair of semiconductors. Hence, transistor is turned vice versa. The Main advantages of CMOS are lower power consumption, non saturating driver, and end to end complementary logic.

IV. DISADVANTAGES OF EXISTING METHOD

The Main disadvantage of CMOS logic family is that runs slow speed. Propagation delay time for CMOS family was 50ns.

The CMOS technology below 22nm suffers with short channel effects. Ripple Carry Adder (RCA), Carry Look Ahead (CLA) and Carry Save Adder (CSA) are analyzed in this paper. The Transition of output suffers with propagation delays. So that existing method suffers at computation process. Hence CMOS technology with binary or quaternary logic lags at latency, average power and area requirement (i.e. pin counts).

V. PROPOSED METHODOLOGY

A Fin field-effect transistor (FinFET) is a multigate device, a MOSFET (metal-oxide-semiconductor field-effect transistor). The FinFET improves shortchannel behavior, channel doping.



Figure 2: Internal design of FinFET

A. Quaternary logic

In quaternary logic 4 logic values are transmitted in the same wire. So same information is passed minimum wires. When wires count is minimized, critical path delay, area, total power and energy gets reduced. Quaternary logic has advantages over binary logic. It requires half the number of digits to store any information. The Quaternary storage mechanism is less than twice as complex as binary system.



Figure 3: Quaternary logic computation Quaternary logic is utilized to design Ripple Carry Adder (RCA), Carry Look ahead Adder CLA and Carry Save Adder (CSA) with16nm FinFET Technology. The Average power is measured and compared with other adders.

VI. RESULTS AND DISCUSSION

A. PROPOSED FINFET BASED HALF ADDER

Half adder implementation was designed with 16nm FinFET Technology.



Figure 4: Half adder design with 16nm FinFET technology

The Figure 4 describes the half adder design with 16nm FinFET technology.

B. PROPOSED FINFET BASED FULL ADDER

The Proposed adder structure is designed using full adder with 16nm FinFET technology.





The Figure 4 describes the full adder design with 16nm FinFET technology.

C. QUATERNARY RIPPLE CARRY ADDER TRANSISTOR LEVEL IMPLEMENTATION WITH 16nm FinFET TECHNOGY IN LTSPICE



Figure 6 . Quaternary RCA Schematic A Quaternary RIPPLE CARRYADDER is designed using QHALF ADDER and QXOR with 16nm FinFET technology are given in figure 6

D. QUATERNARY RIPPLE CARRY ADDER WITH 16nm FinFET TECHNOGY OUTPUT WAVEFORM



Figure 7. Quaternary RCA waveform Schematic Figure 7 represented a Quaternary RIPPLE CARRYADDER WAVEFORM with 16nm FinFET technology is simulated at LT spice tool.

E. QUATERNARY LOGIC 4 BIT CARRY LOOK AHEAD SCHEMATIC WITH 16nm FinFET TECHNOGY





Figure 8. Quaternary RCA waveform Schematic A Quaternary 4 BIT CARRY LOOK AHEAD is designed using QFA with 16nm FinFET technology are given in figure 8.

F. QUATERNARY LOGIC CARRY LOOK AHEAD ADDER WITH 16nm FinFET TECHNOGY OUTPUT WAVEFORM



Figure 9. Quaternary CLA with 16nm FinFET technology waveform Schematic A Quaternary CARRY LOOK AHEAD ADDER is designed using QCLA with16nm FinFET technology and its waveform is simulated at LT spice tool as represented in figure 9.

G. QUATERNARY CARRY SAVE ADDER TRANSISTOR LEVEL IMPLEMENTATION WITH 16nm FinFET TECHNOGY IN LTSPICE



Figure 10. Quaternary CSA Schematic A Quaternary CARRY SAVE ADDER is designed using QFA and QRCA with CMOS technology are given in figure 10.

H. QUATERNARY CARRY SAVE ADDER WITH 16nm FinFET TECHNOGY OUTPUT WAVEFORM



TABLE: 1 PERFORMANCE COMPARSION OFQUATERNARY CMOS AND FINFET

SI.NO	PROPOSED QUATERNARY ADDER	AVG POWER CMOS	AVG POWER FINFET
1	Quaternary RCA	0.41817	0.21574
2	Quaternary CLA	0.67623	0.36018
3	Quaternary CSA	0.36547	0.17253



Figure.11 Quaternary RCA adder Average power on CMOS and FinFET



Figure.12 Quaternary CLA adder Average power on CMOS and FinFET



Figure.13 Quaternary CSA adder Average power on CMOS and FinFET





VII. CONCLUSION

This Paper proposes a quaternary adder with FinFET Technology. The Quaternary RCA, Quaternary CLA and Quaternary CSA performance were analyzed. The Average power is measured and compared with existing adders. The Proposed paper provides effective results power consumption. When a low power rapid computation consumption and reduces multiplication process. Using simulative comparisons, it has been shown that the proposed quaternary adder with FinFET technology is more efficiency than existing adders in terms of power, delay and area consumption.

REFERENCES

1) Hajare, Raju & Lakshminarayana, C. (2019). Design and software characterization of FinFET based Full Adders. International Journal of Reconfigurable and Embedded Systems (IJRES). 8. 51. 10.11591/ijres.v8.i1.pp51-60.

2) A. Raghunandan and D. R. Shilpa, "Design of High-Speed Hybrid Full Adders using FinFET 18nm Technology," 2019 4th International Conference on Recent Trends on Electronics, Information, Communication & Technology (RTEICT). 2019. 410-415. pp. doi: 10.1109/RTEICT46194.2019.9016866.

3) V.M Senthilkumar, and S. Sowmiya. "Design a FinFET based 4-2 compressor for arithmetic operation." *Advances in Natural and Applied Sciences*, vol. 11, no. 6 SI, 30 Apr. 2017, pp. 605+.

4) M. Yang and E. Oruklu, "Full Adder Circuit Design Using Lateral Gate-All-Around (LGAA) FETs Based on BSIM-CMG Mode," 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS), 2018, pp. 420-423, doi: 10.1109/MWSCAS.2018.8623926.

5) W. -X. You, P. Su and C. Hu, "Evaluation of NC-FinFET Based Subsystem-Level Logic Circuits," in *IEEE Transactions on Electron Devices*, vol. 66, no. 4, pp. 2004-2009, April 2019, doi: 10.1109/TED.2019.2898445.

6) H. Thapliyal, F. Sharifi and S. D. Kumar, "Energy-Efficient Design of Hybrid MTJ/CMOS and MTJ/Nanoelectronics Circuits," in *IEEE Transactions on Magnetics*, vol. 54, no. 7, pp. 1-8, July 2018, Art no. 3400908, doi: 10.1109/TMAG.2018.2833431.

7) H. Naseri and S. Timarchi, "Low-Power and Fast Full Adder by Exploring New XOR and XNOR Gates," in *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 26, no. 8, pp. 1481-1493, Aug. 2018, doi: 10.1109/TVLSI.2018.2820999.

8) A. Chauhan, L. Mahor and P. Tiwari, "Low Power Quaternary Adder Using CNFET," 2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM

JUCR

(VLSI DCS), 2020, pp. 109-114, doi: 10.1109/VLSIDCS47293.2020.9179898.

9) Roosta, Esmail & Hosseini, Seied. (2019). A Novel Multiplexer-Based Quaternary Full Adder in Nanoelectronics. Circuits, Systems, and Signal Processing. 38. 10.1007/s00034-019-01039-8

10) M. Takbiri, K. Navi and R. F. Mirzaee, "Noise Margin Calculation in Multiple- Valued Logic," 2020 10th International Conference on Computer and Knowledge Engineering (ICCKE), 2020, pp. 250-255, doi: 10.1109/ICCKE50421.2020.9303638

11) A. K. Panda, R. Palisetty and K. C. Ray, "High-Speed Area-Efficient VLSI Architecture of Three-Operand Binary Adder," in *IEEE Transactions on Circuits and Systems I: Regular Papers*, vol. 67, no. 11, pp. 3944-3953, Nov. 2020, doi: 10.1109/TCSI.2020.3016275.

12) G. Dimitrakopoulos, K. Papachatzopoulos and V. Paliouras, "Sum Propagate Adders," in IEEE Transactions on Emerging Topics in Computing, vol. 9, no. 3, pp. 1479-1488, 1 July-Sept. 2021, doi: 10.1109/TETC.2021.306879.