ISSN: 2320-2882

**IJCRT.ORG** 



# INTERNATIONAL JOURNAL OF CREATIVE RESEARCH THOUGHTS (IJCRT)

An International Open Access, Peer-reviewed, Refereed Journal

# WALLACE TREE MULTIPLIER HAVING LOW POWER AND AREA EFFICIENT USING A BEC-1CONVERTER

Shreya Sharma, Shreya Singh, Anamika Jha, Sonam Khan, Sneha Pandey

Graduate, Graduate, Graduate, Graduate, Professor

Electronics and Communication Engineering (B.Tech) Noida Institute of Engineering Technology, Gautam Buddh Nagar, Utter Pradesh, and India

*Abstract:* Multipliers are major blocks in most digital and high-performance systems such as Microprocessors, Signal processing Circuits, FIR filters, etc. In the present scenario, Fast multipliers with less power consumption are leading with their performance. Wallace tree multiplier with carrying select adder (CSLA) is one of the fastest multipliers but utilizes more area. To improve the performance of this multiplier, CSLA is replaced by a binary excess1 counter (BEC) which not only reduces the area at the gate level but also reduces power consumption. Area and power calculations for the Wallace tree multiplier using CSLA with BEC aregiving good results compared to the regular Wallace tree multiplier.

*Index Terms* - BEC Carry Select Adder (CSLA), Binary to Excess one converter (BEC), Square Root Carry Select Adder (SQRT CSLA), Field Programmable Gate Array (FPGA), Half Adder (HA), Full Adder (FA).

#### I. INTRODUCTION

Gone are the days when **gigantic** vacuum tube computers could **buzz** in their private rooms and do about 360 multiplications of 10 digits per second. It was hailed as the fastest computing machine of its time, but it certainly couldn't compete with today's machines. Modern computers are smaller, faster, cheaper, and more **energy efficient every** second. But what causes these changes? With the **advent** of Bardeen's (1947–48) semiconductor transistors and Shockley's (1949) bipolar junction transistors in Bell's **lab**, computer science heralded a new dawn in the **miniaturization of** electronic **devices as a whole**. Moore's **Law states that since Jack Kilby invented the first integrated circuit (IC) in the form of a flip-flop in 1958**, the ability to fit multiple transistors on a single chip has doubled about every 18 months. This exponential development has not been seen in any other field and remains an important area of research.

# II. INTEGRATED CIRCUITS

A composite circuit or monolithic circuit (also known as a composite circuit, microchip, or microchip) is a set of electronic circuits in a small wafer ("chip") of semiconductor material, usually silicon. They can be made much smaller than separate circuits made of electronic components. Combined circuits may be small, with billions of transistors and other electrical components packaged in an area about the size of a claw. As technology evolves, the scope of each track in a circuit may be smaller and smaller. It dropped below 100 nanometers in 2008 and is now tens of nanometers. This was made possible by the discovery of experiments that semiconductor devices could perform vacuum tube function and advances in semiconductor device manufacturing technology during the 20th century. Integrating small transistors into a small chip is a major improvement in assembling circuits with different electronic components. The production capacity of integrated circuits, their reliability, and the basic design of the circuit led to the rapid adoption of standard integrated circuits instead of different transistor designs. Combined circuits have two main advantages over different circuits: cost and performance. Cheap because the chip is printed-image graphically with all components as a unit, rather than with each transistor. In addition, packaged ICs use much less material than separate circuits. IC components are highly efficient because they change rapidly due to the size and proximity of the components, and use very little energy compared to individual components. As of 2012, the average chip area ranges from a few millimeters to about 450 mm2, with transistors up to 9 million per mm2.

# III. VLSI TECHNOLOGY

**Integrated Circuit (IC):** A combination of interconnected circuit elements that are inextricably linked to a continuous substrate. **Substrate:** It is the base material on which the IC is fabricated or mounted.

**Wafer:** A wafer or slice is the basic physical unit used for processing. It usually consists of a large number of nos. Same IC. **Chip:** A chip is one of the repeating chips on the wafer. The terms chip and die and desired are used interchangeably. **Wafer** 



# 5 Moore's Law

Gordon Moore: co-founder of Intel

As observed by Gordon Moore in 1965, the number of components in the most complex integrated circuit chips will doubleevery year over the next decade. Transistors per Chip Expected to Grow Exponentially (Doubling Every 18 Months) Exponential technological advancement is a natural trend.



# Feature Size

1.

2.

1.

2. 3.

> Field Programmable Gate Arrays (FPGA) Typical FPGA Design FlowFPGAs are programmable logic devices: Logic elements + interconnect. FPGAs are standard parts:

n

# Pre-manufactured.

Built for your application. Generally low power consumption. FPGA Fabric Elements

p substrate

# Logic.

Interconnect.

I/O pins table = SRAM used for truth table.

I/O block (IOB): I/O pin + associated logic and electronics. Programmable gate input terminals. Internal function. Particles are coarser than logic gates. There are usually 4 entrances. Registration is usually included. You can provide specializedlogic. Adder of the transmission circuit.





Study on FPGA (various technologies)

- 1. Xilinx Series XC3000 Series XC4000 Series Spartan Series Virtex Series
- 2. Altera Series System On Chip



Research Logic Synthesis High-speed/Low-Power VLSI Arithmetic

Application Hardware Development [DSP, Encryption, Communication] Low-Power VLSI Design Quantum Computing/DNA Computing Embedded System Development

#### IV. EXISTING WORK PROPOSED WALLACE MULTIPLIER

WALLACE TREE MULTIPLIER USING CSLA

Partial Pr	oducts
+	
Carry Sele	ct Add

The partial products originating from Group 2 were converted into selective addition for transport. This is because this addition process reduces latency compared to traditional Wallace tree multipliers.



In the next case c(8) as 1'b1 is assumed to get the result as a0b0, s(0), s(8), s11(9), s11(10), s11(11), c11(11).



Depending on the value of carrier bit c (8), a bit is selected from 1'b0 if it is the required output or 1'b1 if it is. Output selection using carry bit c (8) is clearly stated below when using a multiplexer.

Device Utilization Summary (estimated values)					Ŀ
Logic Utilization	Used	Available		Utilization	
Number of Silos		2	456		0%
Number of Employment		4	330	<u> 1</u>	0%
Number of bonded 108s		I	232	1	3%

Wallace tree multiplier using CSLA with BEC

The main reason to use a carry select adder with BEC is to reduce the number. The gate is compared to a typical Wallace multiplier. Case 1'b1 of generic CSA is replaced by BEC. The result of case 1'b0 is fed to the input of the adder BEC.





#### V. RESULTS AND DISCUSSION

Wallace Multiplier is synthesized using XILINX ISE Design Suite 12.2 and is implemented on FPGA device xc3s5005fg320 of Spartan 3E family.

input-output waveforms which are generated by using XILINX software and device utilization summary are shown.

Name	Value	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps
▶ 📑 a[3:0]	1111			1111	
<b>ь 📑 b</b> [3:0]	1111			1111	
1 clk	0				
1 clear	1				
🗩 📑 s[11:0]	11001010011			110010100110	
▶ 📑 c[11:0]	11111111111			111111111111	
🕨 📷 y[7:0]	11100001			11100001	
🕨 📑 i[31:0]	00000000000		000000000	000000000000000000000000000000000000000	000 100
🗩 📑 j[31:0]	00000000000		000000000	000000000000000000000000000000000000000	000100
▶ 📑 p[3:0,3:0]	[1111,1111,		[11:	1,1111,1111,1111]	

Fig.1 .simulation result for Wallace tree multiplier for 4bit

Name	Value	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps
Þ 📑 b[3:0]	1111			1111	
U clk	0				
U clear	1				
▶ 📑 s[11:0]	11001010011			110010100110	
▶ 📑 c[11:0]	11111111111			1111111111111	
▶ 📑 s1[11:10]	10			10	
▶ 📑 s11[11:10]	11			11	
▶ <b>≈</b> c11[11:10]	11			11	
▶ 📑 c1[11:10]	11			11	
🕨 📷 y[7:0]	11100001			11100001	
▶ 📑 i[31:0]	00000000000		000000000	000000000000000000000000000000000000000	00100
▶ 📑 j[31:0]	0000000000		000000000	000000000000000000000000000000000000000	00100
▶ 📑 p[3:0,3:0]	[1111,1111,		[11	1,1111,1111,1111]	

Fig.2. simulation result for Wallace tree multiplier using CSLA

Name	Value	1,999,995 ps	1,999,996 ps	1,999,997 ps	1,999,998 ps
🕨 📑 a[3:0]	1111			1111	
🕨 🐳 ь[3:0]	1111 -			11111	
La clk	o 1				
U clear	1				
▶ 📑 s[11:0]	11001010011			110010100110	
🕨 📑 c[11:0]	10111111111			101111111111	
🕨 📑 x[3:0]	1011			1011	
▶ 📑 s1[11:10]	10			10	
🕨 📑 c1[11:10]	11			11	
🕨 📷 y[7:0]	11100001			11100001	
▶ 📑 i[31:0]	00000000000		000000000	000000000000000000000000000000000000000	00100
▶ 📷 j[31:0]	00000000000000		000000000	000000000000000000000000000000000000000	00100
▶ 📑 p[3:0,3:0]	[1111,1111,		[11]	1,1111,1111,1111]	

Fig.3. simulation result for Wallace tree multiplier using CSLA with BEC

5	Paramete	er Wallace tree multiplier	Wallace Tree Multiplier using CSLA	Wallace tree multiplier using CSLA with BEC
<b>1</b>	Memory(K	(B) 13,7896	13,7768	103448
	Delay(ns	s) 8.486	8.337	8.732
	Power(m)	W) 83.22	82.88	80.98

Table.1. Comparison of Wallace tree multiplier using CSLA and BEC

The few pieces of RCA in the CSLA are two, while the number of pieces in the BEC is two. A total of 4 LUT inputs for RCA in CSLA and 4 for LUT input in 3 BEC. The number of ROBs combined in the RCA in the CSLA is eight and in the case of using the BEC it is six. From this point of view of local parameters, it is clear that the use of space in the Wallace tree multiplier using CSLA with BEC works well in the area.

#### VI. ACKNOWLEDGMENT

We would like to thank Mrs. Sneha Pandey, Assistant professor of the ECE Department who had been guiding throughout the project and supporting us in giving technical ideas about the paper, and motivating us to complete the work efficiently and successfully.

#### REFERENCES

- [1] Naveen Kr.Gahlan, Prabhat Shukla, Jasbir Kaur," Implementation of Wallace Tree Multiplier Using Compressor ", Naveen Kr.Gahlan et al , Int.J.Computer Technology & Applications, Vol 3 (3), 1194-1199.
- [2] Jagadeshwar Rao M, Sanjay Dubey, "A High-Speed Wallace Tree Multiplier Using Modified Booth Algorithm for Fast Arithmetic Circuits", IOSR Journal of Electronics and Communication Engineering (IOSRJECE) Volume 3, Issue 1(Sep-Oct 2012).
- [3] Himanshu Bansal, K. G. Sharma, Tripti Sharma," Wallace Tree Multiplier Designs: A Performance Comparison Review", InnovativeSystems Design and Engineering, Vol.5, No.5, 2014.