RT.ORG

ISSN: 2320-2882



A Study of Neutral Point Voltage and Common Mode **Voltage Control in Multilevel SPWM Technique**

¹Gandla Radha Krishna, ²B Mohan Naik

¹Assistant Professor, ²Assistant Professor ¹Electrical and Electronics Engineering, ¹Marri Laxman Reddy Institute of Technology and Management, Hyderabad, India

Abstract: Conventional 2-level PWM inverters generate high dv/dt and high frequency common mode voltages which is very harmful in electric drives applications. It may damage motor bearings, conducted electromagnetic interferences, and malfunctioning of electronic equipments. Due to capacitor voltage unbalancing, neutral point potential also varies from zero. This paper presents a simple method to control the harmonics, common mode voltages and neutral point potential variation in neutral point clamped (NPC) inverters using different structures of sine-triangle comparison method such as Phase Disposition (PD), Phase Opposition Disposition (POD), and Common Mode Voltage off-set voltage addition method. Simulation results confirm the effectiveness of these simple methods to control common mode voltages. Neutral point potential variation is limited to less than 2% of dc capacitor voltage using a simple closed loop PI regulator.

Index Terms - Common Mode Voltage, Harmonics, Multilevel Inverter, Neutral Point Potential Control, Diode Clamped Multilevel Inverter.

I.

INTRODUCTION

Recently, multilevel inverters have been found wide spread acceptability in medium and high voltage applications. Multilevel inverters have the advantage of producing high voltage high power with improved power quality of the supply. It also eliminates the use of problematic series-parallel connections of switching devices. However, multilevel PWM inverters generate common mode voltages as in the case of conventional 2-level inverters. The problem of common mode voltage generation in multilevel inverters has been studied extensively during last decade [1-5]. Common mode voltages are generated due to shaft voltages, circulating leakage currents

through parasitic capacitance between motor windings, rotor and frame. The number of current spikes and magnitude of common mode voltage is determined by dv/dt and number of commutations. Several methods have been suggested for solving this problem. Some methods are based on additional circuit like filters. Other methods use advanced modulation strategies avoiding the generation of common mode voltages. But, these methods work at higher switching frequency, thus increasing the losses [1]-[3]. Various multilevel inverter control techniques, using sine-triangle comparison, for harmonic reduction have been reviewed in [4]. But the issue of common mode voltage control was not covered. Opportunities of harmonic reduction in cascaded multilevel inverters were investigated in [5-6] using carrier based PWM techniques. Conventional multilevel SPWM techniques generate a significant amount of common mode voltage which may be around the dc voltage level.



Fig. 1. Structure of 3-phase, 3-level diode clamped inverter.

Another problem which NPC inverter faces is neutral point potential (NPP) variation due to voltage unbalancing between two capacitors. Due to the variation in NPP, excessive high voltages may be applied across switching devices. Several methods have been investigated to control the NPP variation and neutral point current [7-10]. A neutral point voltage regulator has been modeled and designed in [10]. But it works at 5 kHz switching frequency resulting in high switching losses. In this paper, a NPP regulator is presented which works at low switching frequency of 2 kHz. This paper also investigates the possibilities of using different multilevel SPWM techniques such as Phase Disposition (PD), Phase Opposition Disposition (POD) and Common Off-set voltage addition method (Bias method) to reduce the common mode voltages in 3-level diode clamped inverter. Results show drastic reduction in THD using modified SPWM methods. At the

3586

(1)

(3)

(4)

same time common mode voltages are also controlled up to nearly half of the magnitude as compared to conventional multilevel SPWM methods.

II. **OPERATION OF 3-LEVEL SPWM**

Fig. 1 shows the very popular topological structure of diode clamped 3-phase, 3-level inverter considered here for study. The switching states of the inverter are shown in Table I for one leg. It gives the output pole voltage V_{AO} , output line voltage V_{AB} and switch state. Switch state '1' means 'on' and '0' means 'off'. This switching pattern can be achieved by means of different multilevel control strategies such as square wave switching, sine-triangle comparison method (SPWM), space vector modulation (SVM), selective harmonic elimination technique, hysteresis current control, sigma-delta modulation etc. Of these methods, sinusoidal pulse width modulation (SPWM) is the simple and cost effective method to implement, therefore considered here.

	Switching states of 3-level diode clamped inverter									
	VAB	Output Pole Voltage (V _{AO})	Switch States							
			Sa1	Sa2	Sa1	Sa2				
Γ	- V _{dc} /2	0	0	0	1	1				
	0	$V_{dc}/2$	0	1	1	0				
	$V_{dc}/2$	V _{dc}	1	1	0	0				

TABLE I								
ates	of	3-level	diode	clan				

SPWM technique is again subdivided into following categories:

- Phase Disposition (PD) method,
- Phase Opposition Disposition (POD) method,
- Phase Shifted (PS) method,
- Hybrid method, •
- Third Harmonic Injection (THI) method.

Basic principles of pulse generation for 3-level PD and POD SPWM techniques are shown in Fig. 2 and 3. Fundamental frequency threephase sinusoidal reference waves v_r , v_y and v_b are compared with two high frequency triangular carrier waves 'carrier 1' and 'carrier 2'. Each intersection gives rise to the control pulses for switching devices of inverter. The reference sinusoidal waves can be represented by, $v_r = V_m \sin(\omega t)$

$$v_{\rm v} = V_{\rm m} \sin (\omega t - 120^{\circ})$$

 $v_b = V_m \sin (\omega t - 240^0)$

PD and POD SPWM techniques have been selected for study without and with addition of common mode voltage off-set as shown in Fig. 2 to Fig. 5. Common mode voltage or zero sequence voltage in output voltage of inverter can be represented by, $V_{cm} = (v_r + v_v + v_b)/3$ (2)

Where, v_r , v_y and v_b are the phase voltages of inverter. This voltage is around 150-200 volts (peak) in conventional 2-level inverters for a dc voltage of 200 volts. To reduce it, following common mode off-set voltage is to be added,

 $\mathbf{V}_{\text{offset}} = -\left[\min(\mathbf{v}_{\text{r}}, \mathbf{v}_{\text{y}}, \mathbf{v}_{\text{b}}) + \max(\mathbf{v}_{\text{r}}, \mathbf{v}_{\text{y}}, \mathbf{v}_{\text{b}})\right]/2$

Therefore the new reference or modulation wave becomes,

 $V^* = v(r, y, b) + V_{offset}$

Where, v(r, y, b) is given by equation (1). Fig. 4 and Fig. 5 give the reference 3-phase waves as obtained from equation (4). The 'max', 'min', one phase voltage vr and off-set voltage signals, as obtained from equation (3) and (4), are shown in Fig. 6 for PD SPWM case.





Fig. 6. Signals 'Vmax', 'Vmin', ' v_r ' and off-set voltage 'Voffset' in PD SPWM technique with addition of offset voltage to the reference signals.

III. DESIGN OF NEUTRAL POINT POTENTIAL REGULATOR

Fig. 7 shows the closed loop scheme of proportional-integral (PI) neutral point potential (NPP) regulator.

© 2020 IJCRT | Volume 8, Issue 4 April 2020 | ISSN: 2320-2882

(5)

(6)

(7)

(8)



Fig. 7. Block diagram of closed loop voltage regulator.

The proposed PI voltage regulator aims to stabilize the dc link voltage to control neutral point potential variation by controlling the charging and discharging of upper and lower dc bus capacitors without dc capacitor voltage sensing. Three phase inverter output voltages are sensed and converted into per unit system. These per unit voltages are converted into dqo axis using following 3-phase to two-phase conversion,

$$\begin{split} V_{d} &= 2/3 \; [V_{a} \sin(\omega t) + V_{b} \sin(\omega t - 120^{0}) + V_{c} \sin(\omega t - 240^{0})], \\ V_{q} &= 2/3 \; [V_{a} \cos(\omega t) + V_{b} \cos(\omega t - 120^{0}) + V_{c} \cos(\omega t - 240^{0})], \\ V_{o} &= (V_{a} + V_{b} + V_{c})/3 \end{split}$$

These dqo voltages, V_{dqo} , are compared with set values of dqo voltages V_{dqo} *. It results in voltage error which is processed through a proportional-integral (PI) controller to generate two axis command signals V_{dqo} . Then three phase reference voltage signal for PWM generator is synthesized using following two-to-three phase conversion,

 $\begin{aligned} V_a &= [V_d \sin(\omega t) + V_q \cos(\omega t) + V_o], \\ V_b &= [V_d \sin(\omega t - 120^0) + V_q \cos(\omega t - 120^0) + V_o], \\ V_c &= [V_d \sin(\omega t - 240^0) + V_q \cos(\omega t - 240^0) + V_o], \\ m &= sqrt(V_{d2} + V_{q2}) \\ \text{and the gain of PI controller is,} \end{aligned}$

 $G = K_p + [K_i *T_s/(Z-1)]$

Values of K_p , K_i and limits of integration are tuned to achieve fast response of modulation index and to reduce NPP variation below 2%. Output of 3-level PWM generator block is the 3- phase sinusoidal reference signals to be applied to the PD SPWM scheme as discussed in previous section.

IV. SIMULATION RESULTS

A simulation model has been developed in Matlab environment. Fig. 8 and Fig. 9, show the waveforms and harmonic spectrum of line voltage with PD SPWM without and with filter. It is observed that fundamental voltage is increased from 173.2 volts to 181.2 volts with reduction in % THD from 29.34% to 2.00%. Switching frequency used is 1 kHz. Table II gives the % THD and fundamental value of line voltage (V_{1ab}) and current (i_{1a}) without and with filter. From this table, it is clear that the fundamental voltage increases with filter and maintaining the low THD.



Fig. 8. Line voltage and its harmonic spectrum with PD SPWM.



Fig. 10 gives the common mode voltages with normal and modified PD and POD SPWM techniques. It is clear from the Fig.10 that peak of the common mode voltage (V_{cm}) is less sharp in the case of Fig. 10(c) and amplitude is reduced from around 60 volts in PD SPWM to around 34 volts in POD SPWM. Also frequency of V_{cm} is reduced in Fig. 10(d) as compared to its counterpart in Fig. 10(b). Therefore, PODSPWM technique will be advantageous in view of the common mode voltage amplitude and frequency stress on motor windings.



Fig. 10. Common mode voltages with (a) PD, (b) POD, and (c) common mode voltage PD and (d) common mode voltage POD SPWM techniques.

Fig. 11-15 shows, the results of closed loop control of inverter voltages and neutral point potential control with PI regulator. Upper and lower dc link voltage and neutral point potential is shown in Fig. 11 Average dc bus voltage across capacitors is 268 volts with % THD of 0.76.

The variation in NPP was observed at 1.4 % of dc bus voltage across one capacitor.









Inverter output voltage its harmonic spectrum for two cycles is shown in Fig. 12. Voltage across load is shown in Fig. 13. It is observed that % THD in voltage is reduced from 17.17 to 2.05 when using LC passive filter with 2mH inductance and 2kVar capacitive reactive power. Inverter line currents without and with filter are shown in Fig. 14 and Fig.15 Current THD also reduces from 12.20 % to 1.27 % using suitable passive filter.







V. CONCLUSION

Common mode voltage generated in PWM inverter output may damage the motor windings, shaft, and bearings. Although, some methods have been developed for completely eliminating common mode voltages (with space vector PWM techniques) which is very complex to implement, it may be possible control it via simple SPWM techniques and their modified forms such as addition of common mode voltage off- set to the actual reference voltage wave as presented in this paper. Simulation results show that modified SPWM technique not only controls the THD in output voltage of inverter but also reduces the amplitude, switching transients and frequency of common mode voltages. Simple closed loop PI voltage regulator has been proposed to control neutral point potential without sensing dc capacitor voltages.

VI. REFERENCES

- [1] Jose Rodriguez, Steffen Bernet, Peter K. Steimer, Ignacio E. Lizama, "A Survey on Neutral Point Clamped Inverters", IEEE Trans. on Industrial Electronics, Vol.57, No.7, sept 2010, pp. 2219 2230.
- [2] Anshuman Shukla, Arindam Ghosh, Avinash Joshi, "Control Schemes for DC Capacitor Voltages Equalization in Diode-Clamped Multilevel Inverter-Based DSTATCOM", IEEE Trans. on Power Delivery, Vol.23, No.2, April 2008, pp. 1139-1149.
- [3] Zhiguo Pan, Fang Zheng Peng, K. A. Corzine, V. R. Stefanovic, J. M. Leuthen, S. Gataric, "Voltage balancing control of diodeclamped multilevel rectifier/invertersystems", IEEE Trans. on Industry applications, Vol.41, No.6, Nov/Dec 2005, pp. 1698 -1706.
- [4] Manthri Swamy, K. Anuradha, B. Ganesh Babu, "DC level stabilization in Neutral Point Clamped multilevel inverters", IEEE Conference on Power, Control, Communication and Computational Technologies for Sustainable Growth (PCCCTSG), 11-12 Dec. 2015, pp. 211 – 216.
- [5] J.-H. Kim, S.-K. Sul, and P. N. Enjeti, "A carrier-based PWM method with optimal switching sequence for a multilevel four-leg voltage source inverter," IEEE Trans. Ind. Appl., vol. 44, no. 4, pp. 1239–1248, Jul./Aug. 2008.
- [6] S. Ebanezar Pravin, R. Narciss Starbell, "Induction motor drive using seven level multilevel inverter for energy saving in variable torque load application", International Conference on Computer, Communication and Electrical Technology (ICCCET), March 2011, pp. 352-357.
- [7] U. V. Patil, H. M. Suryawanshi, M. M. Renge, "Direct torque control of induction motor: Simulation results using two-level and diode clamped multilevel inverter", Joint International Conference on Power Electronics, Drives and Energy Systems (PEDES) and Power India, Dec 2010, pp. 1-5.
- [8] J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial mediumvoltage drives," IEEE Trans. Ind. Electron., vol. 54, no. 6, pp. 2930–2945, Dec. 2007.
- [9] Jose Rodrihuez, J. Pontt, et. al, "A New Modulation Method to Reduce Common Mode Voltages in Multilevel Inverters," *IEEE Trans. Industrial Electronics*, vol. 51, no. 4, pp. 834-839, Aug. 2004.
- [10] H. Zhang, A. V. Jouanne et. al., "Multilevel Inverter Modulation Schemes to Eliminate Common Mode Voltages," *IEEE Trans. On Industry Applications*, vol. 36, no. 6, pp. 1645-1653, Nov/Dec 2000.