Robust Literature Review on Decoders and Sense Amplifier for SRAM based memory systems

¹Shikha Gangwal, ²Nidhi Mishra, ³Soumitra S Pande ¹Scholar EC Dept, ²Assistant Professor EC Dept, ³Release Manger ^{1&2}Infinity Management & Engineering College, Sagar (M.P.) ³Ericsson India Global Services Pvt Ltd, Banglore India

Abstract: Address decoder and sense amplifier is important component of SRAM memory. Selection of storage cell and read operation is depends on decoder and sense amplifier respectively. Hence, performance of SRAM is depends on these components. This work survey the address decoder and sense amplifier for SRAM memory, concentrating on delay optimization and power efficient circuit techniques

Index Terms - Amplifier, decoder, power efficient, SRAM, storage cell.

I. INTRODUCTION

In computers data (information) and program (sequence of commands) are store in some physical devices on permanent or temporary basis. This stored content is used in other computing or on time computing depends on the application. For large data which may need to access in future on permanent basis for that magnetic storage is used. Run time data is stored in semiconductor memories. Computer memories are mainly divided into two parts: Primary memory and Secondary Memory. Semiconductor memories come under primary storage. SRAM is random access memory that means its content can be access from anywhere of storage memory. Data are stored in cells and to access data randomly, fix address is assign to all locations of storage cell. SRAMs are volatile in nature that means their storage data will loss after power shutdown. Therefore they can be used to store run time data in computer systems. SRAM is used as register and cache memory to make faster program execution in computer system. SRAMs are made by using same sources as for process made therefore they are compatible with processor in all extent and their speed is matched with current processor speed. SRAM cell are made up with cross couple inverter latch having positive feedback loop therefore during write operation it store data rapidly. For reading it uses Sense Amplifier circuit which amplifies small voltage difference of lines. Semiconductors memories are faster compare to other type of memories and SRAM has highest read and write speed. Power dissipation of SRAM can be reduced by using efficient circuit techniques.

II. LITERATURE REVIEW

Michael A. Turi and José G. Delgado-Frias [1]. Dynamic decoders are always having advantages over static decoders because of their speed and power consumption. in this paper dynamic decoding schemes are discovered. Address decoder using selective pre-charging schemes are presented and analysed here. These schemes are having advantage on simple decoder and the AND-NOR decoders. Results are also compared with conventional one and giving satisfactory performance.

Shivkaran Jain, Arun kr. Chatterjee [2], in their paper has given some NAND gate design styles which when used in decoder educes energy consumption and delay. Basically conventional, NOR style NAND, source coupled NAND is discussed. The three designs conventional, nor style NAND, source coupled NAND, ranges in area, speed and power. In nor style NAND transistors are added in parallel so high fan -in is obtained and logical effort is reduced. In source coupled NAND gate number of transistors is reduced it give speed of operation compared to an inverter.

Ireneusz B., Łukasz Z., [3], in this paper universal decoding scheme is proposed. Universal decoders are made by alternate stage of NAND and NOR gate which avoid unnecessary use of inverters. This paper overcomes problem on simple decoders. AND gate are not available naturally, they are made up by using NOR and NOT gate.

B. S. Amrutur and M. A. Horowitz, [4][5] in this paper low power SRAM techniques are explained. Decoder with different logic style is explained here. Modelling of decoder is also explained here. Logical effort of circuits is calculated and according to that transistors are sized.

Kevin Zhang [6], in this book/literature basic structure of SRAM along with component are explained. Basic design techniques of components are given and sizing issues are discussed. All SRAMs basic parts are covered along with their role in memory optimization.

III. ACKNOWLEDGMENT

I would like to thank the Management and Staff of Infinity Management and Engineering College, Sagar (M.P.) for providing me the opportunity to work in their lab.

REFERENCES

[1] Michael A. Turi and José G. Delgado-Frias, "High-Performance Low-Power Selective Precharge Schemes for Address Decoders" IEEE Transactions On Circuits And Systems, vol. 62, no. 9, Page: 817 - 821, 2015.

[2] Shivkaran Jain, Arun kr. Chatterjee "Nand gate architectures for memory decoder" International Journal of Computers & Technology, Page: 610-614, 2015.

[3] I. Brzozowski, Ł. Zachara and A. Kos "Universal Design Method of n-to-2ⁿDecoders," Mixed Design of Integrated Circuits and Systems Conference, Poland, June 2014.

[4] B. S. Amrutur and M. A. Horowitz, "Fast low-power decoders for RAMs," IEEE J. olid-State Circuits, vol. 36, no. 10, pp. 1506-1515, Oct. 2014.

[5] Bharadwaj S. Amrutur, "Design and Analysis Of Fast Low Power SRAMs" P.H.D Thesis, Stanford University, 2013.

[6] A. Pavlov, M. Sachdv "CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies": Springer publication. September 2014

[7] Kevin Zhang, "Embedded Memories for Nano-Scale VLSIs" Springer publication.

[8] Jan M. Rabaey, Anantha Chandrakasan, and Borivoje Nikolic, "Digital Integrated Circuits a Design Perspective," PHI Learning, 2009.

[9] V. Sharma "SRAM Design for Wireless Sensor Networks, Analog Circuits and Signal Processing" Springer Science, New York 2013.

