Automatic Design and Analysis of CMOS D Flip Flop

¹R.Ramya

²S.Shobana

³K.K.Rashika

⁴R.Sathish Kumar

¹²³ UG Scholar, ⁴Assistant Professor, Department of ECE SNS College of Technology Coimbatore, India

Abstract: D flip-flops are simulated using TSPICE in 125nm process technology with BSIM4 MOS transistor model. Latch is an electronic device that can be used to store one bit of information. The D latch is used to capture, or 'latch' the logic level which is present on the Data line when the clock input is high. If the data on the D line changes state while the clock pulse is high, then the output, Q, follows the input, D. When the CLK input falls to logic 0, the last state of the D input is trapped and held in the latch.

IndexTerms - TSPICE, CMOS, D Flip Flop.

I. INTRODUCTION

A) Transmission Gate

A transmission gate, or analog switch, is defined as an electronic element that will selectively block or pass a signal level from the input to the output. The solid-state switch is comprised of a p MOS transistor and n MOS transistor. The control gates are biased in a complementary manner so that both transistors are either on or off. In principle, a transmission gate made up of two field-effect transistors, in which – in contrast to traditional discrete field-effect transistors – the substrate terminal (bulk) is not connected internally to the source terminal.



Fig.1 A Simple Transmission Gate

B) B. Pass Transistor

In electronics, pass transistor logic (PTL) describes several logic families used in the design of integrated circuits. It reduces the count of transistors used to make different logic gates, by eliminating redundant transistors. Transistors are used as switches to pass logic levels between nodes of a circuit, instead of as switches connected directly to supply voltages. This reduces the number of active devices, but has the disadvantage that the difference of the voltage between high and low logic levels decreases at each stage. Each transistor in series is less saturated at its output than at its input.



Fig. 2 A Simple Pass Transistor

C) Power Gating

Power gating is a low power technique in deep sub micron technologies. Power gating is performed by shuting down the power for a portion of the design in order to reduce the static(leakage) power in design. Power switch(ps) cell is basic element which is used in power gating technique to shutting down the power for the portion of the design. The ps cell is also known as power management cell. Power gating is used to save the leakage power when the system is not in operation. This is accomplished by adding a switch either to VDD or VSS supply. When the design is power gated it literally means the block is powered OFF. Powering OFF a design block is the most beneficial technique of all the low power techniques because you dissipate near zero power. Near zero because the switching circuit used for implementing power gating still dissipate leakage power even in power gating mode. The control to the power gating switching circuit is generated by the Power gating control block.



II. EXISTING SYSTEM

Power consumption and delay are the two major issues in the design of today's VLSI based battery operated portable electronic devices. Memory units in these devices are made of flip flops and each flip flop will consume more power in both active and idle conditions. Through this paper we try to explore alternate techniques to implement D flip-flop with the aim of reducing leakage power, delay and to increase the speed. All the different configurations of D flip-flops are simulated using HSPICE in 90nm process technology with BSIM4 MOS transistor models.



Fig. 4 D FF using MTCMOS

Fig. 5 D FF using pass transistor

CMOS D flip flop implementation

D flip flop is widely used in the design of sequential circuits and memory storage devices. Design of high speed and low power memory elements is desirable for the today's battery operated portable devices. Three different design of D flip flops are outlined in this section. Design 1 uses MTCMOS technique that uses high Vt PMOS and NMOS devices to minimize leakage current in the silent mode. The circuit is implemented by adding sleep transistors in the pull up and pull down network of the 5T latch circuit is as shown in the fig. 1. When input and CLK is high the transistors T1 and T5 are OFF and a transistor T2, T3 and T5 are ON and causes the output to follow input.

In this circuit high threshold transistors are used for sleep transistors. In the active mode, the high Vt transistors are turned ON to keep the low Vt transistors to operate with low switching power dissipation and minimum delay. In the idle mode high Vt transistors are turned OFF to cut off the conduction path such that any leakage currents arise from internal circuitry can be controlled. Design 2 uses master slave latch configuration to built flip flop using inverters and pass transistors as shown in the fig.2. When CLK is low PMOS loop transistor in the two series connected inverters are ON and other two series inverters are OFF.

The state of the flip flop is changed during falling edge of the clock. Design 3 describes stack based D flip flop using pass transistor shown in the fig 3. By taking width of stacked transistor equal to half of the width of the single transistor the leakage across stacked transistor is lowered compared to the single transistor. The lower transistor in the stacked configuration induces a reverse bias to the below transistor thus increases the threshold voltage which in turn controls the leakage current.

III. PROPOSED SYSTEM

The two transistors, an n-channel MOSFET and a p-channel MOSFET, are connected in parallel with this, however, only the drain and source terminals of the two transistors are connected together. Their gate terminals are connected to each other by a NOT gate (inverter), to form the control terminal. The values at n-gate and p-gate are expected to be opposite to each other. If p-gate is 0 while n-gate is 1, then the value found at source is transmitted to drain. If p-gate is 1 while p-gate is 0, then the connection is broken, so the value at drain is left floating. In all other cases, drain receives an error output unless source is floating, in which case drain is floating as well. The circuits are implemented using the transmission gates and pass transistor logic.



IV. TANNER

Tanner EDA by Mentor Graphics now enjoys the stability that comes with joining a successful big 3 EDA company. Mentor will continue to invest in the Tanner EDA suite to strengthen it as the user base and support Tanner EDA products, their customers and their foundry partners and place particular focus on IoT users who design and integrate: power electronics,sensors,MEMS,photonicsandRFcircuitry.

Tanner EDA solutions by Mentor Graphics provides a complete line of EDA software tools that drive innovation for the design, layout, and verification to tape-out of analog and digital integrated circuits (ICs). Tanner EDA solutions offer a complete design environment supporting analog, mixed-signal, or MEMS domains in one highly-integrated end-to-end flow. Our customers are creating breakthrough applications in areas such as Automotive, Life Sciences, imaging, sensors, power management, Military, Aerospace, Space, Internet of Things (IoT) and ARM Powered® solutions. Tanner EDA products have a low learning curve, high interoperability, and a powerful user interface improve design team productivity.

S-EDIT

Tanner S-Edit schematic capture increases your design productivity while handling the most complex IC designs. This powerful environment supports fast, 64-bit rendering and cross-probing between schematic, layout, and LVS reporting at net and device levels.

T-SPICE

The Tanner T-Spice simulator, part of the Tanner Tool Suite, integrates easily with other design tools in the flow and is compatible with industry-leading standards. It improves simulation accuracy with advanced modeling, multi-threading support, device-state plotting, real-time waveform viewing, and analysis, and a command wizard for simple SPICE syntax creation.

V. RESULT AND OUTPUT



Fig. 6 Waveform for CMOS D latch using pass transistor logic

VI. POWER ANALYSIS

Systems	Max power		Min power	Average power
Proposed system	1.34		2.14	>2.49
Existing system	2.00		2.73	>3.0

VII. CONCLUSION

Thus the CMOS D latch is done using model file ML125 and its output waveform is taken. and its power analysis for pass transistor logic is taken.

Further enhancement can be done by using various low power logic and design in the lower nm technology. The further reduction of the CMOS technology, the transistor behavior is changed and it can be used to analyze various parameters.

References

[1] Khaled Al-maaitah, Issa Qiqieh, Ahmed Soltan, Alex Yakoviev "Configurable –Accuracy approximate adder design with light-weight fast convergence error recovery circuit"in Applied Electrical Engineering and Computing technologies(AEECT)2017 IEEE Jordan Conference on 11-13 Oct 2017 DOI:10.1109/AEECT.2017.8257753

- [2] Morgana Macedo, Leonardo Soares, Bianca Silveira, Claudio M.Diniz, Eduardo A.C da Costa "Exploring the use of parallel prefix adder topologies into approximate adder circuits" in Electronics Circuits and Systems (ICECS), 2017 24th IEEE International Conference on 5-8Dec 2017 DOI:10.1109/ICECS.2017.8292078
- [3] Amina Qureshi,Osman Hasan "Formal Probabilistic Analysis of low latency approximate Adders" in IEEE Transactions on Computer-Aided Design of Intergrated Circuits and Systems,Vol PP,issue:99 PP 0278-0070,ISSN:1937-4151
- [4] Sina Boroumand, HadiP.Afshar, Philip Brisk, Siamak Mohammadi, "CAL:Exploring cost, accuracy, and latency in approximate and speculative adder designed, Defect and fault tolerance in VLSI and Nanotechnology Systems (DFT), 2017 IEEE international conference on 23-25 Oct 2017, ISSN 2377-7966
- [5] Xiaoliang Chen,Ahmed M.Eltawil,Fadi.j.Kurdahi "Low latency approximate adder for highly correlated inout streams" in Computer Design (ICCD),2017 IEEE International Conference on 5-8 Nov 2017 DOI:10.1109/ICCN.2017.26 ISSN:1063-6404
- [6] MuhammadAbdullahHanif, RehanHafiz,Osman Hasan,Muhammad Shafique "Quad:Design and analysis of quality-area optimal low-latency approximate adders" in Design Automation Conference(DAC),2017 54th ACM/EDAC\IEEE in 18-22 june 2017 DOI:10.1145/3061639.3062306
- [7] Muhammad Kamran Ayub,Osman Hasan,Muhammad Shafique, "Statistical error analysis for low power approximate adders",Design Automation Conference(DAC),2017 54th ACM/EDAC/IEEE on 18-22 june 2017 DOI:10.1145/3061639.3062319
- [8] Jorge Echavarria, Stefan Wildermann, Eduard Potwigin, Jurgen Teich "Efficient Arithmetic error rate calculus for Visibility reduced approximate adders" IEEE embedded systems letters on 09 Oct 2017 Vol:pp, Issue:99, ISSN:1943-0663
- [9] P.Balasubramanian, C.Dang, D.L.Maskeli"Approximatequasi-delay-insensitive asynchronous adders: Design and analysis", Circuits and Systems (MWSCAS), 2017 IEEE 60th International Conference on 6-9 Aug 2017
- [10] Shahrzad Keshavarz, Daniel Holcomb, Privacy leakages in approximate adders, Circuits and systems (ISCAS), 2017 IEEE Conference on 28-31 May 2017 DOI:10.1109/ISCAS 2017.8050882