HIGH STEP-UP DC-TO-DC CONVERTER FOR MICRO GRID APPLICATION

Sayyad Rajiya Begum
Assistant Professor

Raghu.Kochcharla
Assistant Professor

Department of EEE
Medha Institute of Science and Technology for Women, Khammam, Telangana India.

ABSTRACT: A high step-up dc to dc converter for a distributed generation system is planned in this paper. The idea is made out of 2 capacitors, 2 diodes, and 1 coupled inductor. 2 capacitors are charged in parallel, and are released in arrangement by the coupled inductor. Hence, high step-up voltage gain can be accomplished with a suitable obligation proportion. The voltage weights on the principle switch and yield diode are lessened by an uninvolved clasp circuit. In this way, low protection RDS (ON) for the primary switch can be embraced to diminish conduction misfortune. What's more, the switch recuperation issue of the diode is reduced. The working standard and enduring state investigation of the voltage gain are additionally examined in detail. At last, a MATLAB/Simulink based model is created with 24v information voltage to acquire 400v yield voltage and 400w yield control from the proposed converter is recreated in this task.

Keywords: step-up dc to dc converter, distributed generation system, high step-up voltage gain.

1. INTRODUCTION

The distributed generation (DG) systems in view of the sustainable power sources have quickly created as of late. These DG systems are controlled by micro sources, for example, energy units, photovoltaic (PV) systems, and batteries. Fig. 1.1 demonstrates a PV distributed system in which the sun based source is low dc input voltage. PV sources can likewise interface in arrangement to acquire adequate dc voltage for producing air conditioning utility voltage; in any case, it is hard to understand an arrangement association of the PV source without bringing about a shadow impact. High step-up dc to dc converters are for the most part utilized as the frontend converters to step from low voltage (12-40 V) to high voltage (380-400 V). High step-up dc to dc converters are required to have an extensive transformation proportion, high effectiveness, and little volume. Distributed vitality resource (DER) systems are little scale control generation advances (commonly in the scope of 3 kW to 10,000 kW) used to give another option to or an upgrade of the conventional electric power system. The typical issues with distributed generators are their high expenses.
II. PROPOSED CONVERTER

This Proposed Converter has a high proficiency, high step-up voltage gain, and brace mode converter. The proposed converter includes two sets of extra capacitors and diodes to accomplish high step-up voltage gain. The coupled inductor is utilized as both a forward and flyback sort; subsequently, the two capacitors can be charged in parallel and released in arrangement by means of the coupled inductor. The travel current does not move through the primary switch contrasted and before ponders. Along these lines, the proposed converter has low conduction misfortune. Furthermore, this converter permits critical weight and volume decrease contrasted and different converters. Another advantage is that the voltage weights on the fundamental switch and yield diode are diminished. Be that as it may, the spillage inductor of the coupled inductor may cause high power misfortune and voltage spike? Subsequently, a detached bracing circuit is expected to reuse the spillage inductor vitality of the coupled inductor and to cinch the voltage over the principle switch. The turnaround recuperation issues in the diodes are mitigated, and in this manner, high effectiveness can be accomplished.

D3 , yield diode Do , and yield capacitor Co . The coupled inductor is demonstrated as the polarizing inductor Lm and spillage inductor Lk . To streamline the circuit examination, the accompanying conditions are accepted.

1) Capacitors C2 , C3 , and Co are sufficiently vast that Vc2, Vc3 , and Vo are thought to be consistent in one exchanging period.
2) The power MOSFET and diodes are dealt with as perfect, yet the parasitic capacitor of the power switch is considered.
3) The coupling coefficient of coupled inductor k is equivalent to Lm/(Lm+Lk ) and the turns proportion of coupled inductor n is equivalent to Ns/Np.

2.2 Continuous-Conduction Mode (CCM) Operation

In CCM operation, there are six working modes in a single exchanging time of the proposed converter. The working modes are portrayed as takes after.

Mode I \([t0, t1]\): Amid this time interim, S is turned on. Diode D1, D2, and D3 are killed and Do is turned on. The current-stream way is appeared in Fig.2. The essential side current of the coupled inductor iLk is expanded straightly. The polarizing inductor Lm stores its vitality from dc source Vin. Because of the spillage inductor Lk , the auxiliary side current of the coupled inductor is diminished straightly. The voltage over the auxiliary side twisting of the coupled inductor VL 2 , and blocking voltages Vc2 and Vc3 are associated in arrangement to charge the yield capacitor Co and to give the vitality to the heap R. At the point when the current is winds up noticeably zero, dc source Vin starts to charge capacitors C2 and C3 by means of the coupled inductor. At the point when iLk is equivalent to iLm at \( t = t1 \), this working mode closes.

Mode II \([t1, t2]\): Amid this time interim, S is as yet turned on. Diodes D1 and Do are killed, and D2 and D3 are turned on. The current-stream way is appeared in Fig. 3. The polarizing inductor Lm is put away vitality from dc source Vin. A portion of
the vitality from dc source \( V_{in} \) exchanges to the optional side of the coupled inductor to charge the capacitors \( C_2 \) and \( C_3 \). Voltages \( Vc_2 \) and \( Vc_3 \) are around equivalent to \( nV_{in} \). Yield capacitor \( Co \) gives the vitality to stack \( R \). This working mode closes when turn \( S \) is killed at \( t = t_2 \).

**Mode III \([t_2 , t_3]\):** Amid this time interim, \( S \) is killed. Diodes \( D_1 \) and \( D_0 \) are killed, and \( D_2 \) and \( D_3 \) are turned on. The current-stream way is appeared in Fig. 4. The energies of spillage inductor \( L_k \) and charging inductor \( L_m \) are discharged to the parasitic capacitor \( C_{ds} \) of switch \( S \). The capacitors \( C_2 \) and \( C_3 \) are as yet charged by the dc source \( V_{in} \) by means of the coupled inductor. The yield capacitor \( Co \) gives vitality to stack \( R \). At the point when the capacitor voltage \( V_{in} + V_{ds} \) is equivalent to \( Vc_1 \) at \( t = t_3 \), diode \( D_1 \) behaviors and this working mode closes.

**Mode IV \([t_3 , t_4]\):** Amid this time interim, \( S \) is killed. Diodes \( D_1 \), \( D_2 \), and \( D_3 \) are turned on and \( D_0 \) is killed. The current-stream way is appeared in Fig. 5. The energies of spillage inductor \( L_k \) and charging inductor \( L_m \) are discharged to the cinch capacitor \( C_1 \). A portion of the vitality put away in \( L_m \) begins to discharge to capacitors \( C_2 \) and \( C_3 \) in parallel through the coupled inductor until the point that auxiliary current is equivalents to zero. In the interim, current \( i_{Lk} \) is diminished rapidly. Hence, diodes \( D_2 \) and \( D_3 \) are cut off at \( t = t_4 \), and this working mode closes.

**Mode V \([t_4 , t_5]\):** Amid this time interim, \( S \) is killed. Diodes \( D_1 \) and \( D_0 \) are turned on, and \( D_2 \) and \( D_3 \) are killed. The current-stream way is appeared in Fig.6. The energies of spillage inductor \( L_k \) and charging inductor \( L_m \) are discharged to the clasp capacitor \( C_1 \). The essential and optional windings of the coupled inductor, dc sources \( V_{in} \), and capacitors \( C_2 \) and \( C_3 \) are in arrangement to exchange their energies to the yield capacitor \( Co \) and load \( R \). This working mode closes when capacitor \( C_1 \) begins to release at \( t = t_5 \).

**Mode VI \([t_5 , t_6]\):** Amid this time interim, \( S \) is as is yet killed. Diodes \( D_1 \) and \( D_0 \) are turned on, and \( D_2 \) and \( D_3 \) are killed. The current-stream way is appeared in Fig.7. The essential and optional side windings of the coupled inductor, dc sources \( V_{in} \), and capacitors, \( C_1 \), \( C_2 \), and \( C_3 \), exchange their energies to the yield capacitor \( Co \) and load \( R \). This mode closes at \( t = t_6 \) when \( S \) is turned on toward the start of the following exchanging period.

**Mode VII \([t_6 , t_7]\):** Amid this time interim, \( S \) is killed. Diodes \( D_1 \) and \( D_0 \) are turned on, and \( D_2 \) and \( D_3 \) are killed. The current-stream way is appeared in Fig.8. The current-stream way is appeared in Fig.8. Some typical key waveforms of the proposed converter at CCM operation.
2.4 Dis-Continuous Conduction Mode (DCM) Operation

With a specific end goal to rearrange the examination for DCM operation, spillage inductor $L_k$ of the coupled inductor is disregarded. There are three modes in DCM operation. The working modes are portrayed as takes after.

Mode I $[t_0, t_1]$: Amid this time interim, $S$ is turned on. The current-stream way is appeared in Fig.9. The part vitality of dc source $V_{in}$ exchanges to charging inductor $L_m$. Therefore, $i_{Lm}$ is expanded straightforwardly. The dc source $V_{in}$ additionally exchanges another part vitality to charge capacitors $C_2$ and $C_3$ through the coupled inductor. The vitality of the yield capacitor $C_o$ is released to stack $R$. This mode closes when $S$ is killed at $t = t_1$.

Mode II $[t_1, t_2]$: Amid this time interim, $S$ is killed. The current-stream way is appeared in Fig.10. The vitality of the charging inductor $L_m$ is discharged to the capacitor $C_1$. Likewise, capacitors $C_2$ and $C_3$ are released in an arrangement with dc source $V_{in}$ and charging inductor $L_m$ to the capacitor $C_o$ and load $R$. This mode closes when the vitality put away in $L_m$ is drained at $t = t_2$.

Mode III $[t_2, t_3]$: Amid this time interim, $S$ stays killed. The current-stream way is appeared in Fig.11. Since the vitality put away in $L_m$ is exhausted, the vitality put away in $C_o$ is released to stack $R$. This mode closes when $S$ is turned on at $t = t_3$.

Figure.9. Current flowing path of proposed converter DCM Mode I operation

Figure.10. Current flowing path of proposed converter DCM Mode II operation

Figure.11. Current flowing path of proposed converter DCM Mode III operation

Figure.12. Some typical key waveforms of the proposed converter at DCM operation.

III. STEADY STATE ANALYSIS

3.1. CCM Operation

At modes IV and V, the vitality of the spillage inductor $L_k$ is discharged to the cinched capacitor $C_1$. As per past work, the obligation cycle of the discharged vitality can be communicated as

$$D_{cc} = \frac{t_{c1}}{T_s} = \frac{2(1-D)}{n+1}$$

(1)

Where $T_s$ is the exchanging time frame, $D_{cc}$ is the obligation proportion of the switch, and $t_{c1}$ is the season of modes IV and V. By applying the voltage-second adjust guideline on $L_m$, the voltage over the capacitor $C_1$ can be spoken to by

$$V_{c1} = \frac{D}{1-D} \cdot V_{in} \cdot \frac{1}{2} \left(1 + k + (1 - k)n\right)$$

(2)

Since the time lengths of modes I, III, and IV are fundamentally short, just modes II, V, and VI are considered in CCM operation for the relentless state examination. In the era of mode II, the accompanying conditions can be composed in light of Fig. 3.

$$v_{L1}^{II} = \frac{L_m}{L_m + L_k} \cdot V_{in} = kV_{in}$$

(3)

$$v_{L2}^{II} = nV_{L1}^{II} = nkV_{in}$$

(4)

Consequently, the voltage crosswise over capacitors $C_2$ and $C_3$ can be composed as

$$V_{c2} = V_{c3} = v_{L2}^{II} = nkV_{in}$$

(5)

Amid the time length of modes V and VI, the accompanying condition can be planned in view of Fig.7
Along these lines, the voltage over the charging inductor \( L_m \) can be inferred as

\[
v_{e2} = v_{l2} = V_{in} + V_{c1} + V_{c2} + V_{c3} - V_o. \tag{6}
\]

Using the volt-second adjust guideline on \( L_m \), the accompanying condition is given:

\[
\int_0^{DT_s} v_{l1}^{\prime} dt + \int_{DT_s}^{T} v_{l1}^{\prime} dt = 0. \tag{8}
\]

Substituting (2), (3), (5), and (7) into (8), the voltage gain is obtained as

\[
M_{CCM} = 1 + \frac{n_k}{1 - D} + n_k + \frac{D}{1 - D} \frac{(1 - k)(n - 1)}{2}. \tag{9}
\]

The ideal voltage gain is written as

\[
M_{CCM} = 1 + \frac{n}{1 - D} + n. \tag{10}
\]

As per the depiction of the working modes, the voltage weights on the dynamic switch \( S \) and diodes \( D_1, D_2, D_3, \) and \( D_0 \) are given as

\[
V_{DS} = \frac{1}{1 - D} V_{in} = \frac{V_o - n V_{in}}{n + 1}. \tag{11}
\]

\[
V_{D1} = \frac{1}{1 - D} V_{in} = \frac{V_o - V_{in}}{n}. \tag{12}
\]

\[
V_{D2} = V_{D3} = V_{D0} = \frac{n}{1 - D} V_{in} = \frac{n}{n + 1}(V_o - V_{in}). \tag{13}
\]

Conditions (11)-(13) imply that with similar particulars, the voltage weights on the primary switch and diodes can be balanced by the turn's proportion of the coupled inductor.

### 3.2. DCM Operation

In DCM operation, three models are talked about. The key waveform is appeared in Fig. 5. Amid the season of mode I, the switch \( S \) is turned on. Subsequently, the accompanying conditions can be detailed in view of Fig.9

\[
v_{l1}^{\prime} = V_{in} \tag{14}
\]

\[
v_{l2}^{\prime} = n V_{in}. \tag{15}
\]

The pinnacle estimation of the polarizing inductor current is given as

\[
I_{Lmp} = \frac{V_{in}}{L_{in}} DT_s. \tag{16}
\]

Moreover, the voltage crosswise over capacitors \( C_2 \) and \( C_3 \) can be composed as

\[
V_{c2} = V_{c3} = v_{l2}^{\prime} = n V_{in}. \tag{17}
\]

In the time interrim of mode II, the accompanying conditions can be communicated in view of Fig.10

\[
v_{l1}^{\prime} = -V_{c1}. \tag{18}
\]

\[
v_{l2}^{\prime} = V_{in} + V_{c1} + V_{c2} + V_{c3} - V_o. \tag{19}
\]

mid the season of mode III, the accompanying condition can be gotten from Fig.2.11

\[
v_{l1}^{\prime} = v_{l2}^{\prime} = 0. \tag{20}
\]

Applying the voltage-second adjust guideline on \( N_p \), \( N_s \) of the coupled inductor, the accompanying conditions are given as

\[
\int_0^{DT_s} v_{l1}^{\prime} dt + \int_{DT_s}^{T} v_{l1}^{\prime} dt = 0. \tag{21}
\]

\[
\int_0^{DT_s} v_{l2}^{\prime} dt + \int_{DT_s}^{T} v_{l2}^{\prime} dt + \int_{D_{1}s}^{T} v_{l2}^{\prime} dt + \int_{D_{2}s}^{T} v_{l2}^{\prime} dt = 0. \tag{22}
\]

Substituting (14), (15), (17), (18), (19), and (20) into (21) and (22), the voltage gain is gotten as

\[
\frac{V_c}{D_L} = \frac{D}{D_L} \frac{V_{in}}{(n + 1)(2n + 1)}, \tag{23}
\]

According to (24), the duty cycle \( D_L \) can be derived as

\[
D_L = \frac{(1 + n)DV_{in}}{V_o - (1 + 2n)V_{in}}. \tag{25}
\]

### IV. SIMULINK MODELS AND RESULTS

The MATLAB/Simulink model of the proposed converter under full load condition \( (P_o=400W) \) is appeared in Fig.4.1. The yield voltage 400v acquired is appeared in Fig.4.2. The proposed converter is worked in CCM under full stack condition. The relating diode voltage and current waveforms are appeared in Fig’s.4.3-4.11.Fig.4.3 Output voltage waveform for proposed converter in CCM operation at \( V_{ds} \) is braced at properly 70v. Fig. 4.5 Output current waveform for proposed converter in CCM operation at is clipped at properly 10A. Fig’s.4.7&4.8 the Output current waveforms of \( I_{D2} \) and \( I_{D3} \) demonstrate that capacitors \( C_2 \) and \( C_3 \) are charged in parallel. The diode currents\( I_{D2} \)and \( I_{D3} \) are cinched at fittingly 8A. Fig.4.10.Output current waveform for proposed
converter in CCM operation at Id0 is cinched at fittingly 10A. Fig.4.11. is Output voltage waveforms for proposed converter in CCM operation at Vd0 demonstrates the voltage worries of the primary switch and diodes.

Fig-13 MATLAB/Simulink Model of the Proposed Converter under Full-Load condition

\[ P_0 = 400W. \]

Fig-14. Output voltage waveform for proposed converter in CCM operation

Fig-15. Output voltage waveform for proposed converter in CCM operation at Vds.
Fig-16. Output current waveform for proposed converter in CCM operation at Ilk.

Fig-17 Output current waveform for proposed converter in CCM operation at IS.

Fig-18. Output voltage waveform for proposed converter in CCM operation at Vds.

Fig-19 Output current waveform for proposed converter in CCM operation at Id2.

Fig-20 Output current waveform for proposed converter in CCM operation at Id3.
Fig-21. Output voltage waveform for proposed converter in CCM operation at V_{ds}.

Fig-22. Output current waveform for proposed converter in CCM operation at I_{d0}.

Fig-23. Output voltage waveforms for proposed converter in CCM operation at V_{d0}.

<table>
<thead>
<tr>
<th>Mode of Operation</th>
<th>Input Voltage(V_{in})</th>
<th>Output Voltage(V_{o})</th>
</tr>
</thead>
<tbody>
<tr>
<td>CCM Operation</td>
<td>24</td>
<td>400</td>
</tr>
<tr>
<td>DCM Operation</td>
<td>24</td>
<td>500</td>
</tr>
</tbody>
</table>

Table.1. Comparison Table of the proposed converter

V. CONCLUSION

A step-up dc–dc converter is composed and simulated in this undertaking. By utilizing the capacitor charged in parallel and released in an arrangement by the coupled inductor, a high step-up voltage gain is accomplished. The consistent state investigation of voltage gain is talked about in detail. Simulation comes about affirm that high step-up voltage gain is accomplished. In addition, the proposed converter has basic structure. It is reasonable for sustainable power source systems in microgrid applications.

REFERENCES


Authors’ Profile

Sayyad Rajiya Begum, working as an Assistant Professor in EEE Department, having 5 years of teaching experience. Her area of specialization is in the fields of Power Systems and Electrical Machines using Power Electronic Devices. She guided so many number of graduating engineering projects. She had published the some papers in different fields of Electrical engineering.

Raghu Kochcharla working as an Assistant Professor in EEE Department at Medha Institute of Science and Technology for Women, having 5 years of teaching experience. His area of specialization is in the fields of Power Systems and Electrical Machines using Power Electronic Devices. He guided so many number of graduating and Postgraduating engineering projects. He had published the some papers in different fields of Electrical engineering.