

Low Power based dynamic TSPC flip flop for high performance application based on GNRFET

Salman Javid **,Dr. Gurinder Kaur Sodhi#

#Department of ECE Engineering, Desh Bhagat University, Mandi Gobindgarh, Punjab- 147301

Abstract-- D flip flops are classified into two types: static and dynamic. The dynamic D flip flop is the subject of this study. The complex design of TSPC is accompanied by clock and reset setup (True single phase clocked). When it comes to its job and switching operation, the clock and reset signal absorb a lot of power. This makes it an interesting research field where improvements to the power consumption of the TSPC-based D flip flop are needed. Power consumption increases below 16nm due to effects such as DIBL or GIBL, which must also be improved. In this paper, a new TSPC-based D Flip Flop with Gates Tied Mode (Multi-Threshold CMOS Logic) sleep signal injection is proposed for low power applications to reduce power consumption. To reduce the short channel effects in MOS, this work employs low power dependent MOS such as GNRFET. This paper focuses on low power consumption by the use of GNRFETs in 16nm technology.

Keywords- GNRFET, 16nm, gates tied, TSPC, DFF

Introduction:

D flip-flops are widely used because they are known to be the most fundamental memory cell in the vast majority of digital circuits, especially in current conditions where high-density pipeline innovation is frequently used in digital integrated circuits and massive flip-flop modules are invaluable segments. As a continuous testing centre, numerous types of zero flip-flops have been invented and researched, and the ongoing exploration pattern has shifted to rapid low-control execution, which can be boiled down to a low power-delay product. To realise superior VLSI, selecting the best D flip-flop has simply become an essential part of the design process. The explanations stem from two perspectives: the first is that 0 flip-flop has a direct effect on the clock recurrence of digital circuit frameworks, especially for certain small scale structures with shallow sensible depth; the second is that 0 flip-flop is an essential component of clock organise, accounting for 30% - half of the chip's force dissipation. According to previous research, several standard D flip-flops with outstanding execution have been presented. As is customary, the Pulse-less generator Hybrid Latch-based Flip-Flop (DFF) proposed in has significantly reduced the simple way delay and cleverly

eliminated the beat generator assembly, resulting in the use of a semi-static circuit and a distinct advantage in terms of both speed and force dissipation. DFF has been reinvestigated and updated as a foundational framework of our practise. From another angle, as progress has shrunk, spillage power dissipation has become an increasingly important component of overall force dissipation, and a few standard new devices have been proposed to address this problem. Until now, the most promising new product has been the GNRFET, and market chips have already been launched by major foundries. Currently, is used to replace planar MOSFETs in order to increase the appearance of DFF. In the meantime, taking into account the benefits of various GNRFET working modes, DFF is adjusted to achieve lower power dissipation without sacrificing too much working pace.

Right now, improved TSPC D flip-flops with low force delay products based on GNRFETs have been presented. Reduces the force delay product due to improved electrical properties and the unique advantages of multiple operating modes of GNRFET. In the meanwhile, the latter reduces the number of transistors, making it more suitable for high-end digital ICs, as the MOSFET mass has high short-circuit impacts in 32nm and beneath. This determines the proposition's problem articulation.

The use of GNRFETs in the construction of superior dynamic TSPC D flip-flops has been adopted. Based on the amazing electrical properties of GNRFET, the TSPC D flip-flop, which has been changed from special by substituting MOS like GNRFET for planar MOSFET, has a significant reduction in power-delay product (PDP). Given the novel advantages of various GNRFET working modes, more streamlining based on Modified TSPC based on MOSFET like GNRFET has been suggested to achieve lower PDP and increasingly active zone consumption volume. The simulation results show that the Modified TSPC D Flip Flop decreases the PDP while increasing the number of transistors slightly.

Proposed work





Figure 5.6: Output and Input waveforms for GNRFET-based TSPC Circuit

TSPC based D Flip Flop GNRFET 16nm Proposed

In figure 5.4, the TSPC based DFF is implemented using GNRFET in HSPICE through node coding method. Similarly, 5.5 figure are for GNRFET modified and Gates Tied Mode proposed circuit.




Figure 5.5: Modified TSPC based D Flip Flop GNRFET 16nm Proposed

Waveform for GNRFET based 16nm modified proposed circuit are shown in Figure 5.7.




Figure 5.7: Output and Input waveforms for Modified GNRFET based TSPC Circuit

Waveform of TSPCD Flip Flop after GNRFET implementation is shown in Figure 5.6 below.

Results

In this section, results are shown for the performance metrics. The tool used is HSPICE and Cosmoscope for waveform analysis and excel for plotting the results below:

Figure 5.10: Power Dissipation Output for 16nm DFF in all modes




Figure 5.8: Average Power Consumption Output for 16nm DFF in all modes




Figure 5.9: Delay Output for 16nm DFF in all modes





Figure 5.11: Energy Dissipation Output for 16nm DFF in all modes

The results are shown in figure 5.8 to 5.11 for Average power, delay, power dissipation and energy dissipation. In all best performance is for the proposed circuit with GNR FET in 16nm gates tied. In table 5.2 the result comparison is shown.

Table 5.2: Comparison Results with Existing Work

	16nm DFF TSPC DFF	16nm GNR TSPC DFF	16nm MOS MTSPC DFF	16nm GNR MTSPC DFF Proposed
Average Power Consumption (W)	1.25E-05	1.55E-06	1.05E-05	7.62E-07
Delay (s)	3.88E-09	8.59E-10	8.82E-10	8.60E-10
Power Dissipation (W)	1.46E-05	6.81E-11	1.46E-05	7.71E-11
Energy Dissipation (J)	5.68E-14	5.85E-20	1.29E-14	6.63E-20

Conclusion:

The goals of this study are met by proposing a Gates Tied Mode dependent Dynamic D flip flop with enhanced average power and delay. Furthermore, when using GNR FETs instead of MOS, power dissipation is increased. Short channel effects are minimised in 16nm by using MOS including GNR FETs. GNR FET ribbon architectures offer improved low-power systems and thus a suitable replacement for standard MOS in shorter technology lengths. As compared to its MOS counterparts, the average power circuit is improved by 93.9 percent, the propagation delay is improved by 92.5 percent, and power dissipation is improved by 99.9 percent.

References

- [1] Jahangir Shaikh, HafizurRahaman, "High speed and low power preset-able modifie TSPC D flip-flop design and performance comparison with TSPC D flip-flop", IEEE, 2018
- [2] Naresh Kumar, Umesh Dutta and DileepKumar , "Design of Low Voltage and Low Power D-Flip Flop". International Journal of Scientific Engineering and Technology, 2021, www.ijset.com, Volume No.1, Issue No.3, pg : 184-186
- [3] Himanshu Kumar, Amresh Kumar, Aminul Islam "Comparative Analysis of D Flip-Flops in Terms of Delay and its Variability" IEEE, 2020, pp- 25-37
- [4] M.Arunlakshman, "Power and Delay Analysis of DoubleEdge Triggered D-Flip Flop based Shift Registers in 16nm MOSFET Technology", International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering, Vol. 3, Issue 4, April 2018, pp-4 to 9
- [5] Huei Chaeng Chin,1Cheng Siong Lim,1Weng Soon Wong,1Kumeresan A. Danapalasingam,1Vijay K. Arora,1,2and Michael Loong Peng Tan "Enhanced Device and Circuit-Level PerformanceBenchmarking of Graphene Nano-ribbon Field-Effect Transistoragainst a Nano-MOSFET with Interconnects", Hindawi Publishing Corporation Journal of Nanomaterials, Volume 2019, Article ID 879813, 14 pages
- [6] N.D. Akhavan, G Jolley, G UmanaMembreno, J Antoszewski, L.Faraone "Study of uniformly doped graphene nano-ribbon transistor (GNR) FET using quantum simulation", IEEE, 2018, pp-14-19
- [7] Ouyang, Yijian& Yoon, Youngki&Guo, Jing. (2007). Scaling Behaviors of Graphene Nano-ribbon FETs: A Three-Dimensional Quantum Simulation Study. Electron Devices, IEEE Transactions on. 54. 2223 - 2231. 10.1109/TED.2007.902692.
- [8] Abhijith A Bharadwaj1, Immanuel Keith Soares 2, Madan H R3, H V Ravish Aradhya4 "Design and Performance Comparison of finFET, CNFET and GNRFET based 6T SRAM", National Conference on Knowledge, Innovation in Technology and Engineering (NCKITE), 10-11 April 2017
- [9] PRAVEENA KUMARI. R, Dr. T.S. JAYADEVA "Design and Analysis of 16bit Ripple Carry Adder and Carry Skip Adder Using Graphene Nano Ribbon Field Effect Transistor (GNRFET)", International Journal of Innovative Science and Research Technology , Jul 28, 2017
- I. [10] SHARMA, PREETIKA& KAUR, Inderpreet& GUPTA, SHUCHI& SINGH, SUKHBIR. (2016). EFFECT OF TEMPERATURE ON THE CONDUCTANCE OF GNRFET. 1724. 020075. 10.1063/1.4945195.

