



Design And Performance Analysis Of Subsystem Components Of Risc Processor

¹G Nandan Kumar Rao, ²Dr. Jeeru Dinesh Reddy

¹Student, ²Assistant Professor

¹Department of ECE

¹B.M.S College of Engineering, Bengaluru, India

Abstract: This report presents the design and performance analysis of key subsystem components in a 16-bit Reduced Instruction Set Computing (RISC) processor. The study focuses on three primary adder implementations: Ripple Carry Adder (RCA), Carry Look-Ahead Adder (CLA), and Carry Select Adder (CSA). These adders play a vital role in defining the arithmetic processing capabilities of the RISC processor. The project evaluates the impact of each adder architecture on critical performance metrics, including execution speed, area utilization, and power consumption. Simulations were conducted using Xilinx ISE, and performance was measured to assess the efficiency of each adder in various scenarios. Results indicate that while the CLA provides superior speed due to minimized carry propagation delays, the RCA excels in space efficiency, making it more suitable for compact designs. The CSA offers a balanced performance between speed and power efficiency, making it a viable option for high-performance computing tasks. Overall, the design and analysis provide valuable insights into the trade-offs between speed, area, and power consumption in processor architecture, leading to an optimized RISC processor design.

Index Terms : RISC – Reduced Instruction Set

I. INTRODUCTION

Reduced Instruction Set Computing (RISC) is a type of computer architecture that emphasizes a small, highly optimized set of instructions. Its primary goal is to simplify instruction execution by using fewer fundamental operations, contrasting with Complex Instruction Set Computing (CISC), which uses a more extensive instruction set.

Key characteristics of RISC include a Simplified Instruction Set, which consists of basic operations for easier decoding and execution. Uniform Instruction Format and Load/Store Architecture simplify fetching, decoding, and memory operations. Register Usage is prominent, reducing memory access for improved performance. Execution breaks down instruction processing into stages for simultaneous execution. RISC processors also use Hardwired Control Units, enhancing speed through direct control signal generation, and their design favors Compiler Optimization for efficient code execution.

A 16-bit RISC processor handles 16-bit data chunks and follows the core principles of RISC. It uses a simplified instruction set for efficient single-cycle execution.

With Registers reducing memory access, the processor improves performance. The Load/Store Architecture ensures operations occur in registers, while Fixed-Length Instructions allow faster execution and decoding. The processor's design also focuses on Low Power Consumption, suitable for embedded and low-power applications.

ALU- Arithmetic and Logical Unit The ALU performs arithmetic and logical operations. It takes input from the instruction's opcode and operands, processing them and storing results in registers.

Register Bank: The register bank stores intermediate data, providing a space for the ALU to store results. The Z-Flag indicates operation success or failure, and registers improve efficiency in memory based data operations.


CONTROL UNITS AND REGISTERS

Instruction Register (IR): Holds the instruction to be executed. The Control Unit decodes the opcode, retrieves operands, and executes the instruction with the help of timing signals.

Program Counter (PC): The PC points to the next instruction in memory, ensuring smooth instruction flow in the processor

Memory Address Register (MAR): The MAR holds the memory address for the current instruction, loading instructions into

Multiplexer (MUX): The multiplexer selects inputs and provides a single output, controlling data flow within the processor



Ripple Carry Adder (RCA):

performs basic arithmetic, sequentially processing bits and carry-outs. Its simplicity and space-efficiency make it ideal for a 16-bit processor.

Carry Look-Ahead Adder (CLA):

CLA precomputes carry signals to reduce delays, significantly improving arithmetic performance in the 16-bit processor

Carry Select Adder (CSA):

CSA parallelizes carry paths, optimizing speed and efficiency, making it a vital part of the processor's arithmetic unit

II. PROBLEM STATEMENT

The project aims to address the critical challenge of optimizing the design and performance of a 16-bit Reduced Instruction Set Computing (RISC) processor by employing distinct adder datapath logic cells. The specific focus lies on three primary adder implementations: Ripple Carry Adder (RCA), Carry Look-Ahead Adder (CLA), and Carry Select Adder (CSA). Each adder logic cell introduces unique characteristics influencing aspects such as execution speed, area utilization, and power consumption. The challenge is to comprehensively investigate the impact of these varied adder datapath logics on the overall efficiency of the 16-bit RISC processor.

III. OBJECTIVE

Define RISC ISA

The objective is to develop a streamlined RISC Instruction Set Architecture (ISA) that prioritizes simplicity and efficiency. This involves creating a minimal set of instructions that can perform essential operations effectively while minimizing complexity. A reduced instruction set is expected to enhance the processor's performance, optimize resource use, and simplify programming. The goal is a compact ISA that executes instructions rapidly,

ultimately improving processing speeds and overall processor performance


Implement Different Adders:

Enhancing arithmetic capabilities by integrating various adder architectures is another key objective. The processor will include ripple carry adders, carry select adders, and Wallace tree multipliers, each offering specific advantages in terms of speed, efficiency, and area utilization. Incorporating these diverse adder logics will enable the processor to handle arithmetic operations efficiently, supporting a range of computational tasks.

Ensure Correctness:

Verifying the processor design rigorously is essential for reliability. Extensive simulation and testing will assess all functionalities, including instruction behavior, data handling, and component interactions. This verification phase ensures early identification of potential issues, resulting in a robust and dependable processor design

IV. METHODOLOGY



This study outlines the development of a RISC processor design using optimized adder circuits, structured into nine distinct phases. First, a Literature Survey was conducted to assess current RISC processor designs and adder circuits like RCA, CLA, and CSA, forming the foundation for our design approach. Second, ISA Requirements were defined, outlining instruction formats, addressing modes, and essential operations, customized to support the integrated adders.

The RCA, CLA, and CSA Design phase focused on developing the adders, with RCA for simplicity, CLA for speed enhancement through carry prediction, and CSA for efficient multi-operand addition. In Processor Architecture Design, the ISA and adder designs were integrated into the processor's core components—ALU,

The sixth phase involved Simulation and Debugging to test the processor's functionality and identify errors, ensuring alignment with design objectives. Functional Verification was then performed to confirm the processor's compliance with ISA specifications, verifying the accuracy of RCA, CLA, and CSA operations. During Performance Evaluation, metrics like speed and efficiency were measured to assess the processor's handling of arithmetic operations with different adders. Finally, in Discussion and Conclusion, results were summarized, addressing challenges, design success, and suggesting future enhancements for improved processor performance.

The results section presents the outcomes of implementing the RISC processor design, Using Ripple carry adder, Carry Look Ahead Adder and Carry select Adder. This includes performance metrics and functionality validation. This analysis evaluates the processor's efficiency by highlighting Area , Time and Power consumed by respective adders

Fig1.1: Overall View




Fig 1.2 : Address Generator

The following image illustrates the address generator of the RISC processor, which was synthesized to optimize address computation and enhance overall processing efficiency




Fig 1.3 : Register Bank

The image depicts the register bank of the RISC processor, showcasing the synthesized design that facilitates efficient data storage and retrieval across the processor's execution stages




Fig 1.4 : Arithmetic and Logical Unit

Figure shows the Arithmetic Logic Unit (ALU) of the RISC processor, illustrating its synthesized design that performs critical arithmetic and logical operations essential for Processing instructions

2. Simulation Results




Fig 2.1 Simulation Result of Risc Processor

3. Area and Power Results

Generated by: Genus(TH) Synthesis Solution 20.10-p001
 Generated on: Jul 24 2024 00:44:58 pm
 Technology library: fast_vdd1v0 1.0
 Operating conditions: FVT, FVT_OC (Balanced_Ess)
 Worksheet mode: Enclosed
 Area mode: Timing library

Gate	Instances	Area	Leakage Power (nW)	Library
AND2K1	64	328.320	21.846	fast_vdd1v0
AND3K1	11	18.048	0.802	fast_vdd1v0
AND4K1	1	2.304	0.118	fast_vdd1v0
AO22K1	2	8.472	0.284	fast_vdd1v0
AO231K1	28	81.300	2.827	fast_vdd1v0
AO224K1	8	8.880	0.362	fast_vdd1v0
AO2321K1	86	138.064	10.761	fast_vdd1v0
AO2323K1	88	168.200	11.610	fast_vdd1v0
AO225K1	467	888.288	43.636	fast_vdd1v0
AO234K1	3	8.208	0.460	fast_vdd1v0
AO233K1	2	4.768	0.200	fast_vdd1v0
DIFF2K1	20	168.608	9.948	fast_vdd1v0
INVK1	40	27.360	1.941	fast_vdd1v0
INVN1	30	26.676	1.974	fast_vdd1v0
M2K1	10	20.940	1.616	fast_vdd1v0
M31K1	1	2.394	0.110	fast_vdd1v0
RAM2B2K1	9	4.104	0.319	fast_vdd1v0
RAM2B3K1	26	35.040	2.194	fast_vdd1v0
RAM2B4K1	100	110.000	5.137	fast_vdd1v0
RAM2B5K1	2	4.104	0.250	fast_vdd1v0
RAM2B6K1	104	177.040	9.224	fast_vdd1v0
MOR2B2K1	35	47.880	3.482	fast_vdd1v0
MOR2B3K1	10	10.416	0.910	fast_vdd1v0
MOR2B4K1	70	77.976	3.111	fast_vdd1v0
MOR2B5K1	1	1.710	0.084	fast_vdd1v0
MOR2B6K1	1	2.394	0.122	fast_vdd1v0
OR21K1	1	2.052	0.110	fast_vdd1v0
OR22K1	1	2.394	0.128	fast_vdd1v0
OR211K1	12	20.820	1.409	fast_vdd1v0
OR212K1	14	23.840	0.912	fast_vdd1v0
OR221K1	2	4.768	0.272	fast_vdd1v0
OR222K1	2	8.472	0.210	fast_vdd1v0
OR223B1K1	88	141.888	8.448	fast_vdd1v0
OR223K1	20	24.200	2.323	fast_vdd1v0
OR234K1	4	8.208	0.478	fast_vdd1v0
OR235K1	2	4.768	0.288	fast_vdd1v0
OR23K1	1	1.368	0.087	fast_vdd1v0
SDP2K1	778	888.872	286.830	fast_vdd1v0
SDP2B2K1	128	1080.624	48.811	fast_vdd1v0
SDP2B3K1	62	148.428	11.308	fast_vdd1v0
Total	2278	9705.618	517.686	

- Risc

Fig 3.1 Area and Power of Risc

Total Area: 9705.618 μm^2

Total Power (Leakage): 517.686 nW

- RCA (Ripple Carry Adder)

Generated By: Genus(TM) Synthesis Solution 20.10-p001				

Generated on:	Jul 24 2024	06:22:42 PM		
Module:	top_rca			
Technology library:	fast_vdd1v0 1.0			
Operating conditions:	PVT_1P1V_0C (balanced_tree)			
Wireload mode:	enclosed			
Area model:	timing library			

Gate	Instances	Area	Leakage Power (nW)	Library
ADDRX1	78	400.140	26.067	fast_vdd1v0
ADDRX1	4	18.048	1.060	fast_vdd1v0
ANDX1	3	8.104	0.255	fast_vdd1v0
ANDX1	2	8.472	0.283	fast_vdd1v0
AOI211X1	24	49.240	2.745	fast_vdd1v0
AOI211X1	2	3.422	0.147	fast_vdd1v0
AOI221X1	62	128.492	10.062	fast_vdd1v0
AOI221X1	471	966.492	43.855	fast_vdd1v0
AOI32X1	7	16.758	1.027	fast_vdd1v0
CLKOR2X1	4	10.944	0.710	fast_vdd1v0
DIFFHGX1	29	158.688	9.943	fast_vdd1v0
INVX1	37	25.308	1.764	fast_vdd1v0
INVX1	27	10.460	0.955	fast_vdd1v0
MX2X1	19	40.688	2.625	fast_vdd1v0
MX2X1	17	40.688	1.769	fast_vdd1v0
NAND2X1	3	8.104	0.255	fast_vdd1v0
NAND2X1	14	19.152	1.149	fast_vdd1v0
NAND3X1	118	117.890	8.424	fast_vdd1v0
NAND3X1	1	1.710	0.091	fast_vdd1v0
NAND4X1	1	3.076	0.137	fast_vdd1v0
NAND4X1	1	3.076	0.137	fast_vdd1v0
NAND4X1	111	100.100	9.762	fast_vdd1v0
NOR2X1	21	28.728	2.028	fast_vdd1v0
NOR2X1	16	16.416	0.918	fast_vdd1v0
NOR2X1	72	73.072	2.677	fast_vdd1v0
NOR3X1	1	1.710	0.094	fast_vdd1v0
NOR4X1	1	1.710	0.101	fast_vdd1v0
OA22X1	1	2.394	0.120	fast_vdd1v0
OAI211X1	11	19.810	1.279	fast_vdd1v0
OAI21X1	67	137.454	5.296	fast_vdd1v0
OAI2BB1X1	5	8.550	0.575	fast_vdd1v0
OAI32X1	1	2.394	0.137	fast_vdd1v0
OR2X1	1	1.366	0.095	fast_vdd1v0
SDFFHGX1	778	505.672	296.530	fast_vdd1v0
SDFFHGX1	128	1050.624	65.514	fast_vdd1v0
KNOR2X1	80	119.700	5.179	fast_vdd1v0

Total	2288	9753.156	519.302	

Fig 3.2 Area and Power of RCA

Total Area: 9753.156 μm^2

Total Power (Leakage): 519.302 nW

- CLKA(Carry Look Ahead Adder)

Generated By:		Genus(TM) Synthesis Solution 20.10-p001		

Generated on:	Jul 24 2024	06:49:23 pm		
Module:	top_clka			
Technology library:	fast_vdd1v0 1.0			
Operating conditions:	PVT_1P1V_0C (balanced_tree)			
Wireload mode:	enclosed			
Area model:	timing library			

Gate	Instances	Area	Leakage Power (nW)	Library

ADDRX1	78	400.140	26.063	fast_vdd1v0
ADDRX1	3	11.256	0.795	fast_vdd1v0
AND2X1	4	5.472	0.343	fast_vdd1v0
AND2X1	2	8.472	0.283	fast_vdd1v0
AOI211X1	24	49.240	2.745	fast_vdd1v0
AOI21X1	2	3.420	0.140	fast_vdd1v0
AOI221X1	82	124.488	10.080	fast_vdd1v0
AOI22X1	61	107.758	12.794	fast_vdd1v0
AOI22X1	471	966.492	43.876	fast_vdd1v0
AOI3BB1X1	1	2.052	0.114	fast_vdd1v0
AOI32X1	7	16.758	1.027	fast_vdd1v0
CLKOR2X1	4	10.944	0.710	fast_vdd1v0
DIFFHGX1	29	158.688	9.943	fast_vdd1v0
INVX1	37	25.308	1.764	fast_vdd1v0
INVX1	27	10.460	0.955	fast_vdd1v0
MX2X1	51	122.094	7.825	fast_vdd1v0
MX2X1	17	40.688	1.769	fast_vdd1v0
NAND2X1	3	8.104	0.317	fast_vdd1v0
NAND2X1	14	19.152	1.149	fast_vdd1v0
NAND3X1	118	117.890	8.424	fast_vdd1v0
NAND3X1	1	1.710	0.091	fast_vdd1v0
NAND4X1	1	3.076	0.137	fast_vdd1v0
NAND4X1	1	3.084	0.094	fast_vdd1v0
NAND4X1	4	8.208	0.492	fast_vdd1v0
NAND4X1	110	100.100	9.762	fast_vdd1v0
NOR2X1	21	28.728	2.028	fast_vdd1v0
NOR2X1	16	16.416	0.918	fast_vdd1v0
NOR2X1	72	73.072	2.677	fast_vdd1v0
NOR3X1	1	1.710	0.094	fast_vdd1v0
NOR4X1	1	1.710	0.101	fast_vdd1v0
OA22X1	1	2.394	0.120	fast_vdd1v0
OAI211X1	11	19.810	1.279	fast_vdd1v0
OAI21X1	11	18.810	0.672	fast_vdd1v0
OAI22X1	67	137.454	5.296	fast_vdd1v0
OAI2BB1X1	5	8.550	0.575	fast_vdd1v0
OAI32X1	1	2.394	0.137	fast_vdd1v0
OR2X1	1	1.366	0.095	fast_vdd1v0
SDFFHGX1	778	5053.672	296.530	fast_vdd1v0
SDFFHGX1	128	1080.624	65.508	fast_vdd1v0
KNOR2X1	80	119.700	5.179	fast_vdd1v0

Total	2288	9829.764	524.236	

Fig 3.3 : Area and Power of CLKA

Total Area: 9829.764 μm^2

Total Power (Leakage): 524.236 nW

- CSLA (Carry Select Adder)

Generated By: Verilog (T3) Synthesizer: Yosys 2.10.0-6602				
Generated on: Jul 24 2024 06:28:38 pm				
Module: TOP_CSLA				
Technology library: EDC_WELLIO_1.0				
Generating conditions: FVT_FFTV_OI (Estimated Name)				
Wireless mode: ANDROID				
Area mode: Timing Library				
Gate	Instances	Area	Leakage Power (nW)	Library
AND2K1	44	328.320	21.418	EDC_WELLIO
AND2K1	40	180.876	12.705	EDC_WELLIO
AND2K1	3	4.104	0.258	EDC_WELLIO
AND2K1	2	3.872	0.258	EDC_WELLIO
AOI221K1	24	49.246	2.745	EDC_WELLIO
AOI221K1	3	3.420	0.147	EDC_WELLIO
AOI221K1	52	124.488	10.082	EDC_WELLIO
AOI221K1	61	107.755	12.757	EDC_WELLIO
AOI221K1	471	864.492	43.455	EDC_WELLIO
AOI221K1	7	18.758	1.030	EDC_WELLIO
CLRNOR2K1	0	21.688	1.428	EDC_WELLIO
FFMUX1	29	138.468	9.343	EDC_WELLIO
FFMUX1	37	25.306	1.768	EDC_WELLIO
FFMUX1	80	20.820	1.058	EDC_WELLIO
FFMUX1	32	79.002	3.020	EDC_WELLIO
FFMUX1	17	40.690	1.773	EDC_WELLIO
HAND2K1	8	4.104	0.318	EDC_WELLIO
HAND2K1	14	19.152	1.148	EDC_WELLIO
HAND2K1	115	117.990	5.434	EDC_WELLIO
HAND2K1	1	1.710	0.095	EDC_WELLIO
HAND2K1	1	3.078	0.137	EDC_WELLIO
HAND2K1	1	2.394	0.094	EDC_WELLIO
HAND2K1	6	10.280	0.623	EDC_WELLIO
HAND2K1	109	104.390	9.715	EDC_WELLIO
HAND2K1	21	28.728	2.028	EDC_WELLIO
HAND2K1	146	14.416	0.910	EDC_WELLIO
HAND2K1	72	73.872	3.873	EDC_WELLIO
HAND2K1	1	1.710	0.094	EDC_WELLIO
HAND2K1	1	1.710	0.101	EDC_WELLIO
HAND2K1	1	2.394	0.128	EDC_WELLIO
OR1221K1	11	18.310	1.276	EDC_WELLIO
OR1221K1	11	18.310	0.672	EDC_WELLIO
OR1221K1	67	137.484	3.277	EDC_WELLIO
OR1221K1	6	9.550	0.575	EDC_WELLIO
OR1221K1	1	7.394	0.136	EDC_WELLIO
OR1221K1	23	11.484	2.488	EDC_WELLIO
SDFFMUX1	770	5853.472	294.530	EDC_WELLIO
SDFFMUX1	126	1080.424	48.314	EDC_WELLIO
SDFFMUX1	48	114.512	8.810	EDC_WELLIO
Total		2221.888	531.536	

Fig 3.4 Area and Power of CSLA

Total Area: 9919.368 μm^2

Total Power (Leakage): 531.536 nW

4. Delay Output

RISC : In the RISC processor design the critical path delay from the first register to the last register measures 1215 ps, reflecting the overall time required for data to propagate through the entire pipeline of the processor.

RCA : In the RISC processor design utilizing a Ripple Carry Adder, the critical path delay from the first register to the last register measures 1300 ps, reflecting the overall time required for data to propagate through the entire pipeline of the processor.

CLKA : In contrast, when implementing the Carry Select Adder with an optimized design, the delay from the first to the last register is reduced to 1290 ps, demonstrating an improvement in the data propagation time through the processor's pipeline

In the RISC processor design using a Carry Select Adder, the delay from the first to the last register is 1300 ps, indicating the time required for data to traverse the full pipeline of the processor

VI. CONCLUSION

This study evaluated the performance of an Ideal RISC Processor and three distinct adder architectures—Ripple Carry Adder (RCA), Carry Look-Ahead Adder (CLA), and Carry Select Adder (CSA)—analyzing their impact on total area, power (leakage), and critical path delay. The Ideal RISC Processor emerged as the most compact and power-efficient, occupying the smallest area at 9705.618 μm^2 and exhibiting the lowest leakage power of 517.686 nW. Each adder type increased the processor's area slightly, with the CSA occupying the largest area at 9919.368 μm^2 . Power consumption followed a similar trend, where the CSA exhibited the highest leakage at 531.536 nW, indicating a trade-off between performance and resource utilization across different adder architectures

offs. The Ideal RISC Processor achieved the shortest delay at 1215 ps, reflecting its efficient design without additional adder complexities. Among the adders, the CLKA proved the fastest, with a minimal delay of 1290 ps, whereas both the RCA and CSA had a delay of 1300 ps. This suggests that while the CLKA slightly increases the processor's area and power, it provides an optimal balance of speed and efficiency.

Final Conclusion

The corrected delay values underscore that the Ideal RISC Processor is the best choice for applications requiring minimal area, power, and delay, confirming its optimality in terms of size and efficiency. The CLA, with its reduced critical path delay, presents the most efficient adder choice, balancing speed with moderate area overhead. In contrast, the RCA and CSA show equal delay, but the CSA demands significantly more area and power, rendering it less favorable in contexts where compactness and low leakage are critical. This study concludes that while each adder architecture offers unique advantages, the Ideal RISC Processor provides the most balanced performance, with CLKA as a viable option for designs prioritizing delay over area.

.Comparison Table

Parameters	Area	Delay	Power
RISC Processor	9705.618 um ²	1215ps	517.686 nW
RCA(Ripple carry adder)	9753.156 um ²	1300ps	519.302 nW
CLKA(Carry Look Ahead Adder)	9829.764 um ²	1290ps	524.236 nW
CSLA (Carry Select Adder)	9919.368 um ²	1300ps	536

VII. ACKNOWLEDGEMNT

We would like to acknowledge thank everyone and Assistant Professors of Dr. Jeeru Dinesh Reddy Dept. of ECE BMS college of Engineering for his support in designing this project

REFERENCES

- [1]. P. Trivedi and R. P. Tripathi, "Design & analysis of 16 bit RISC processor using low power pipelining," International Conference on Computing, Communication & Automation, Greater Noida, India, 2020, pp. 1294-1297, doi: 10.1109/CCAA.2015.7148575
- [2]. R. Bhat, D. Pandey, F. Ahmad and P. Gupta, "Analysis and Optimization of 16-bit RISC Processor and 32-bit MIPS Processor: A Review," 2023 3rd International Conference on Intelligent Technologies (CONIT), Hubli, India, 2023, pp. 1-6, doi: 10.1109/CONIT59222.2023.10205898.
- [3]. C. Venkatesan, M. T. Sulthana, M. G. Sumithra and M. Suriya, "Design of a 16-Bit Harvard Structure RISC Processor in Cadence 45nm Technology," 2019 5th International Conference on Advanced Computing &

Communication Systems (ICACCS), Coimbatore, India, 2019, pp. 173-178, doi:

10.1109/ICACCS.2019.8728479.

[4]. S. S. Khairullah, "Realization of a 16-bit MIPS RISC pipeline processor," 2022 International Congress on Human-Computer Interaction, Optimization and Robotic Applications (HORA), Ankara, Turkey, 2022, pp. 1-6, doi: 10.1109/HORA55278.2022.9799944

[5]. 8A. P. Singh, A. Rai, A. Rajput, P. C. Joshi and A. Prakash, "Design and Analysis of High Speed RISC Processor Using Pipelining Technique," 2022 4th International Conference on Advances in Computing, Communication Control and Networking (ICAC3N), Greater Noida, India, 2022, pp. 1642- 1645, doi: 10.1109/ICAC3N56670.2022.10074423

[6]. B. Ramkumar and H. M. Kittur, "Low-Power and Area-Efficient Carry Select Adder," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 20, no. 2, pp. 371-375, Feb. 2012, doi: 10.1109/TVLSI.2010.2101621

[7]. Y. Xu et al., "Towards Developing High Performance RISC-V Processors Using Agile Methodology," 2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO), Chicago, IL, USA, 2022, pp. 1178-1199, doi: 10.1109/MICRO56248.2022.0008

[8]. A. -S. Gheorghe and C. Burileanu, "Savage16 - 16-bit RISC architecture general purpose microprocessor," CAS 2010 Proceedings (International Semiconductor Conference), Sinaia, Romania, 2010, pp. 521-524, doi: 10.1109/SMICND.2010.5650480

[9]. N. A. Gudala, T. Ytterdal, J. J. Lee and M. Rizkalla, "Implementation of High Speed and Low Power Carry Select Adder with BEC," 2021 IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), Lansing, MI, USA, 2021, pp. 377-381, doi: 10.1109/MWSCAS47672.2021.9531750.

[10]. M. Johns and T. J. Kazmierski, "A Minimal RISC-V Vector Processor for Embedded Systems," 2020 Forum for Specification and Design Languages (FDL), Kiel, Germany, 2020, pp. 1-4, doi: 10.1109/FDL50818.2020.9232940.

[11]. Mamun B, Shabiul I. and Sulaiman S , "A Single Clock Cycle MIPS RISC Processor Design using VHDL

[12]. J. C. Wright et al., "A Dual-Core RISC-V Vector Processor with On-Chip Fine-Grain Power Management in 28-nm FD-SOI," in IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 28, no. 12, pp. 2721-2725, Dec. 2020, doi: 10.1109/TVLSI.2020.3030243.

[13]. M. Cavalcante, F. Schuiki, F. Zaruba, M. Schaffner and L. Benini, "Ara: A 1-GHz+ Scalable and Energy-Efficient RISC-V Vector Processor with Multiprecision Floating-Point Support in 22-nm FDSOI," in IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, vol. 28, no. 2, pp. 530- 543, Feb. 2020, doi: 10.1109/TVLSI.2019.2950087.

[14]. Á. B. de Oliveira et al., "Evaluating Soft Core RISC-V Processor in SRAM-Based FPGA Under Effects," in IEEE Transactions on Nuclear Science, vol. 67, no. 7, pp. 1503- 1510, July 2020, doi: 10.1109/TNS.2020.299572