



# Design And Implementation Of Dynamic Jitter Reduction In Fast Flowing Sweep Synthesizer

K.Neelaveni<sup>1</sup>, Ms.A.Deepalakshmi<sup>2</sup>

PG Scholar/VLSI Design, Assistant Professor/ECE

Surya Group of Institutions, Vikiravandi

**Abstract**— Over the past few years, there has been a constant increase required for significant data speed in contemporary rapid connectivity serial links. But when data rates increase, multiple internal or external noise sources cause jittery signals on the signal that was sent, which takes up a large amount of the bit time frame. Phase interpolator (PI) based clock and data recovery circuit (CDR) optimisation is the focus of a jitter assessment technique developed for the current system. Using the CMOS TSMC 65 nm process node, the procedure is used for the enhanced design of an 8-bit dual-loop CDR. According to an enhanced version with an innovative PI topology provided in this composition, the CDR has a higher phase resolution. A sweep synthesiser with a programmable clock rate is developed within the suggested model. The sweeping clock fluctuates in a dynamic manner. There is arbitrary jitter in the test circuitry. Rapid synchronous latches are used in the suggested delay regulated delay lines to eliminate jitter in the clock. The locking stage of the traditional approach using the digital phase bound looping technique presents difficulties. In this section the emphasis is on the portable method. Power, area usage, delay, and other factors are used to evaluate the performance metric.

**Keywords**— *Artificial intelligence, Wireless communication, Underground sensor network, Disaster management, Internet of things.*

## I. INTRODUCTION

The term "clock jitter" describes the fluctuation in clock signal timing that can affect digital system efficiency. Here are a few methods for lowering clock jitter[1].

Sources of Low-Jitter Clock:

**Crystal Oscillators:** Employ crystal oscillators of the highest calibre to produce clock signals with minimal jitter and stability. For this, oven-controlled crystal oscillators (OCXOs) or temperature-compensated crystal oscillators (TCXOs) are frequently used.  
**Phase-Locked Loop (PLL):** To produce clock signals, use PLLs with minimal jitter. It is possible to build PLLs which cancel out jitter and distortion coming from the base clock[2].

**Clock Distribution:**

**Differential Signaling:** For clock distribution, use differential signalling (LVDS or CML, for example). This enhances signal integrity and lessens the effects of common-mode noise.

**Clock Tree Design:** To reduce bias and jitter, meticulously design the clock distribution network. Clock distribution stability is increased by balanced trace lengths and appropriate dismissal methods[3].

**Clock Buffering:** Zero-Delay Feedback (ZDB) Clock Buffers: Clock jitter and skew can be reduced by using zero-delay buffers. The clock output from these buffers is solid and clear.

**Clock Recovery:**

**Clock Data Recovery (CDR):** CDR circuits can be used for recovering the clock from data that arrives in systems where data is passed on using a clock signal. This may lessen the jitter's effect on the retrieved clock.

Methods of Reducing Noise:

Grounding and shielding: Clock jitter can be decreased and electromagnetic interference (EMI) can be minimised by using appropriate grounding and shielding methods.

Power Supply Filtering: Use efficient power supply sorting to cut down on noise related to power that might compromise the clock signal's equilibrium.

Fig. 1 illustrates the clock issues that traditional digital circuits have. A key component in the development of digital circuits is synchronisation[4]. Global effects are caused by clock synchronisation.

Global Clock Distribution: To minimise compared jitter between elements in synchronous systems, a global clock distribution approach can be used to make sure that all elements possess an identical clock indication.

Analysis and Measuring of Jitter:

Tools for Measuring Jitter: Utilise customised instruments to quantify and examine clock jitter[5]. This aids in locating jitter sources so that the system can be adjusted appropriately.

Combining these methods allows designers to produce clock signals with minimal jitter, which improves the general reliability and efficiency of digital systems.




Fig 1. Clock challenges

- A sweep synthesiser with a programmable clock speed is developed within the suggested design. The sweeping clock fluctuates in a dynamic manner.
- There is random jitter in the test circuit. High speed synchronous latches are used in the suggested delay controlled delay lines to eliminate jitter in the clock. The traditional method, which uses the digital phase locked looping (DPLL) technique, encounters difficulties in the locking stage.
- This is where the lightweight approach is focused. Power, area utilisation, latency, and other factors are used to evaluate the performance metric.

The remainder of the paper is organised as an in-depth explanation study in the second part. After talking about the current problems, the suggested system model is derived in the third part. In the fourth section, the suggested approach is examined. The fifth section contains the outcomes of the evaluation and discussions. The conclusions drawn and the work's potential future development are discussed in the paper's conclusion.

## II. BACKGROUND STUDY

*Mirzaie et al. (2018)* In addition, in order to further reduce the region as a whole, put off, and energy use, it uses memristor chip ratioed logic as the fundamental components of the electronic error mitigation subblock. To further maximise the whole system efficiency, a mathematical intelligence-based efficiency technique is used. In comparison to traditional two-dimensional ADC plans, the suggested 3-D canal ADC, which is built using 65-nm CMOS process, exhibits substantial gains in terms of agility, energy conservation, region, and clock precision.

*Koskin et al. (2021)* Here, the jitter acts of an All-Digital Phase-Locked Loop model that is self-sampled and event-centered is investigated. A separate model's steady-state evaluation through modelling is presented. The findings demonstrate that electronic jitter, which is determined by two model parameter values, can be represented as an easy function and projected onto an on-dimensional manifold. With the last option, jitter efficiency can be carried out while the settings for control are restricted. FPGA figures are used for confirmation, and the results demonstrate satisfactory agreement with the analytic estimation.

*Mirzaie et al. (2019)* In addition to reducing clock skew/jitter and delay in transmission and improving the use of energy, the suggested reliability-aware 3-D wrapping clock distribution network (CDN) can also improve the signal excellence of the entire aged structure. The 65-nm CMOS process at 1.0 V is used to evaluate and create the suggested on-chip 3-D CDN building design. The findings demonstrate that, even

for a circuit that is fifteen years old, the suggested CDN with optimisation has greatly increased strength productivity and dependability.

*Martev et al. (2018)* Highly massive manufacturing instances can be handled with ease by using the suggested buffer placement technique. When equated to current industry methodologies, it takes only seconds to finish, instead of days to weeks. When contrasted with industrial goods, the gate sizing efficiency provides between three and four orders of magnitude rapidity with comparable outcomes. The suggested development technique removes the necessity for traditional circuit design, physical modelling, and traditional arrangement, cutting down on the amount of time needed to design RF clock distribution networks from months to a matter of hours. This is, as far as we can tell, the first paper on RF clock distribution networks' design automation.

*T. Oh et al. (2022)* By examining the results produced for the sound input in the time area, the potential increase of the Vernier-type CBFDF can be determined. When the CBFDF is used to create a type-I digital phase locked loop (DPLL), the loop is completely secure and free from problems caused by the input static phase offset. Jitter improvement in the existence of in-band phase noise and oscillator  $1/f^2$  has been carried out using the loop interactions of a DPLL with a CBFDF (CB-DPLL). The CB-DPLL design can be made with the least amount of result jitter because of the insights that this study offers.

### III. SYSTEM DESIGN

A jitter analysis technique is developed for the current system, focusing on improving a phase interpolator (PI)-based clock and data recovery circuit (CDR). Using the CMOS TSMC 65 nm process node, the approach is used for the enhanced layout of an 8-bit dual-loop CDR. According to a modified version using an original PI topology suggested in this paper, the CDR has a higher phase resolution.

Just a small amount of variability or timing fluctuations can be handled by the pessimistic calculation in terms of jitter resilience. This approach, yet, fails to take into consideration flexible issues which arise in real time and are not discussed here.

### IV. PROPOSED METHODOLOGY




Fig 2. System architecture

The system design of the suggested method for reducing minimal power dynamic jitter in sweep synthesisers is shown in Fig. 2.

A sweep synthesiser with a programmable clock speed is developed within the suggested structure. The sweeping clock fluctuates in a dynamic manner. There is random jitter in the test circuit. To reduce jitter in the clock, high speed synchronous latches are used in conjunction with the suggested delay-controlled delay lines. The locking stage presents difficulties for the traditional method using the digital phase locked looping (DPLL) technique. Here, the emphasis is on the lightweight method. Energy, area usage, delays, and other factors are used to evaluate the performance metric.

To assess the fast-flowing sweep generator's efficiency, dynamic testing is conducted. Jitter tolerance and jitter removal are prioritised in order to make sure that the system can efficiently handle and reduce timing variations.

A sweep synthesiser, that provides an unpredictable and adjustable clock speed that gives the system an extra degree of flexibility, requires the forefront in the proposed architecture. This enables the sweeping clock speed to vary, adapting dynamically to the test circuit's requirements. The test circuit presents an obstacle that is overcome through the use of new delay-controlled delay lines, which are purposefully characterised by random jitter. By reducing the amount of jitter, these lines help achieving an uninterrupted and dependable clock signal.

In order to optimise the clocking mechanism's precision and effectiveness, high-speed synchronous latches are carefully incorporated into the structure. These latches are essential for eliminating jitter from the clock and enhancing the system's overall resilience. The structure is noteworthy for departing from

traditional methods that use digital phase-locked looping (DPLL) to reduce jitter. Rather, an efficient method is prioritised with the goal of streamlining the jitter elimination procedure with no sacrificing effectiveness.

A thorough evaluation is carried out to assess the efficiency of this structure, taking into account various factors like latency, electrical consumption, and area usage. When taken as a whole, these metrics offer a thorough grasp of the success and productivity of the overall structure. The focus on an economical strategy helps to create a more flexible and resource-efficient solution while also addressing the difficulties that arise during the locking phase of the DPLL technique. This suggested approach is positioned as a promising advancement in clocking strategies for test circuits because of the conscious work put into achieving changing clock control, jitter elimination, and system efficiency in general.

A powerful fast-flowing sweep generator had been thoroughly evaluated in an unpredictable setting during the testing stage. This creative sweep generator is made to work quickly and effectively, easily adjusting to changing circumstances in the test setting. The focus on unstable circumstances indicates a dedication to evaluating the generator's resilience in everyday circumstances, where quick changes and oscillations are typical.

Assessing jitter dependence and the effectiveness of jitter elimination processes built into the sweep generator is a major testing focus. Timing fluctuations, or jitter, can have a big effect on how precise and trustworthy signals are in computer systems. As a result, the generator is carefully examined to determine how well it can withstand jitter in changing conditions. Concurrently, the evaluation structure examines how well the integrated jitter removal processes work. These mechanisms play a crucial role in maintaining the confidentiality of the generated signals by reducing or eliminating undesired variations, which in turn improves the sweep generator's overall precision.




Fig 3. Systematic flow diagram of proposed method

Fig 3. Shows the systematic flow diagram of proposed methodology towards jitter detection framework discussed here.

### ***Hardware implementation steps***

This setup involves using specific hardware to establish part of the overall system structure. The chosen hardware for execution is the XILINX XC9572XL, which belongs to the CoolRunner family. This device operates at a clock frequency of 40 MHz, with the P22 pin of the XC9572XL chip connected to the global clock pin to ensure synchronized operations. Additionally, to enable active high reset control, a 3.3V high voltage source is connected to the global reset pin, ensuring proper initialization and reset functions. The entire ASIC design flow, utilizing RTL code, is accomplished using XILINX ISE version 12.5, a comprehensive development environment for FPGA design. This setup ensures a robust and efficient hardware implementation.

V. RESULTS AND DISCUSSIONS




Fig 4. Sweep synthesizer results

Fig 4. Shows sweep synthesizer result evaluated with configurable tuning mechanism. The global clock is configured with 40MHz from the hardware. The customized clock signals are reconfigured with 8 bit select lines.




Fig 5. Jitter removed clock signals

Fig 5. Shows jitter removed clock signals displayed as stable on time and off time. The stabilized clock signal is displayed over here after the removal of jitter impacts from the clock edges.

Table 1. Device utilization summary

Device Utilization Summary				
Slice Logic Utilization	Used	Available	Utilization	Rate(s)
Number of Slice Registers	38	11,440	1%	
Number used as Flip-Flops	18			
Number used as Latches	0			
Number used as Latch-thrus	0			
Number used as AND/OR logic	0			
Number of Slice LUTs	36	5,720	1%	
Number used as logic	36	5,720	1%	
Number using O5 output only	30			
Number using O5 output only	0			
Number using O5 and O6	6			
Number used as ROM	0			
Number used as Memory	0	1,440	0%	
Number of occupied Slices	9	1,430	1%	
Number of LUT Flip Flop pairs used	17			
Number with an unused Flip Flop	3	17	17%	
Number with an unused LUT	1	17	5%	
Number of fully used LUT/Flop pairs	13	17	76%	
Number of slice register sites left to control test restrictions	38	11,440	1%	
Number of bonded IOBs	17	203	8%	
Number of LOCed IOBs	17	17	100%	
Number of RAMB18K1s	0	32	0%	
Number of RAMB18K0s	0	44	0%	
Number of BR18K1BR18K0s	0	32	0%	
Number of BR18K1BR18K0s	0	32	0%	
Number of BR18K1s	1	18	6%	
Number used as BR18K1	1	18	6%	
Number used as BR18K0	0			
Number of DCM/DCM_CLKGENs	0	4	0%	
Number of DDC2/SDDC2s	0	200	0%	
Number of DDC2/SDDC2/DCDF2_HCnts	0	200	0%	
Number of DDC2/SDDC2s	0	200	0%	
Number of DDC2s	0	4	0%	
Number of B1Fns	0	128	0%	
Number of B1FRLs	0	8	0%	
Number of B1FRL_MC0s	0	4	0%	
Number of B1FRLs	0	88	0%	
Number of EC3Ps	0	1	0%	
Number of MC0s	0	1	0%	
Number of PCLOSC0s	0	2	0%	
Number of PLL_ADVs	0	2	0%	
Number of PLLs	0	1	0%	
Number of STARTUPs	0	1	0%	
Number of SUGRDND_01HCs	0	1	0%	
Average Percent of Non-Clock Nets	2.40			

The table 1. above explores the device utilization summary of proposed framework in which the utilization of FPGA space is clearly categorized.

Fig 6. Shows the hardware set up being connected with the implementation tool followed with test procedures adopted for design of configurable low power jitter evaluation modules. The testing phase is considered with various input frequencies and readings are evaluated.



Fig 6. Hardware implementation and Testing phase

**Table 2. Latency report**

SLNO	METRIC	VALUE OBTAINED
1	LOGIC DELAY	3.240 NS
2	ROUTING DELAY	0.579 NS

Table 2 . shows the latency report, where the performance metrics of the hardware setup reveal critical timing details. The logic delay, which measures the time taken for signals to propagate through the logical elements of the circuit, is 3.240 nanoseconds. Additionally, the routing delay, which represents the time taken for signals to travel through the interconnections between the logic elements, is 0.579 nanoseconds. These values indicate the efficiency and speed of the hardware's operation, with low delays contributing to the overall performance of the system.

## VI. CONCLUSION

The suggested method seems to be centred on using delay-controlled delay lines to reduce clock signal jitter, with a focus on a low-weight remedy. Rapid synchronous latches are used in this methodology to remove clock signal jitter. In contrast to traditional methods that might encounter difficulties during the locking phase, this strategy appears to place an emphasis on efficiency concerning power usage, area utilisation, and latency. Key performance indicators like power consumption, area utilisation, and latency are used to assess the effectiveness of the suggested system. These metrics are essential to take into account when designing digital systems, particularly in situations where power efficiency is a top priority or resources are limited. An important first step is the simulation phase's effective conclusion and the verification that followed show that the suggested strategy achieves its goals in a simulated setting. The system will then be built with FPGA hardware, moving from simulation to a hardware-based confirmation process in the real world. This is an essential step in making sure the solution is well-designed and functions as intended in real-world situations. The presented method seems to be a thorough plan for dealing with clock signal jitter, with an emphasis on easy and effective execution. The FPGA hardware integration will offer significant knowledge into the practicality and performance of the suggested solution. Further the system can be enhanced with more high-end FPGA architectures comparatively to measure performance and high stability.

## REFERENCES

- [1] N. Mirzaie, A. Alzahmi, H. Shamsi and G. -S. Byun, "Three-Dimensional Pipeline ADC Utilizing TSV/ Design Optimization and Memristor Ratioed Logic," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 12, pp. 2619-2627, Dec. 2018, doi: 10.1109/TVLSI.2018.2810782.
- [2] D. Martev, S. Hampel and U. Schlichtmann, "Automated Phase-Noise-Aware Design of RF Clock Distribution Circuits," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 11, pp. 2395-2405, Nov. 2018, doi: 10.1109/TVLSI.2018.2864316.
- [3] T. Oh, J. Gil and R. Harjani, "Linear Characteristic Analysis of High-Resolution Counter-Based Frequency Detector in Type-I Digital PLL," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 2, pp. 264-268, Feb. 2022, doi: 10.1109/TCSII.2021.3090056.
- [4] D. Yang et al., "A Harmonic-Mixing PLL Architecture for Millimeter-Wave Application," in IEEE Journal of Solid-State Circuits, vol. 57, no. 12, pp. 3552-3566, Dec. 2022, doi: 10.1109/JSSC.2022.3209614.
- [5] K. Tyagi and B. Razavi, "Performance Bounds of ADC-Based Receivers Due to Clock Jitter," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 70, no. 5, pp. 1749-1753, May 2023, doi: 10.1109/TCSII.2023.3257844.
- [6] Koskin, Eugene, et al. "Jitter optimisation in a generalised all-digital phase-locked loop model." IEEE Transactions on Circuits and Systems II: Express Briefs 68.1 (2020): 77-81.
- [7] Bae, Seongun, et al. "A 26GHz Fractional-N Digital Frequency Synthesizer Leveraging Noise Profiles of Three Functional Stages." IEEE Transactions on Circuits and Systems II: Express Briefs 68.9 (2021): 3063-3067.
- [8] Li, Yan, and Gordon W. Roberts. "Design of High-Order Type-II Delay-Locked Loops With a Fast-Settling-Zero-Overshoot Step Response and Large Jitter-Rejection Capabilities." IEEE Transactions on Circuits and Systems I: Regular Papers 65.6 (2017): 1805-1818.  
Mirzaie, Nahid, et al. "Reliability-aware 3-D clock distribution network using memristor ratioed logic." IEEE Transactions on Components, Packaging