IJCRT.ORG

ISSN: 2320-2882



ADC COMPARATOR PERFORMANCE

¹Nishi Kumari, ²Ruqaiya Khanam

¹Department of Electrical Electronicsand Communication Engineering Sharda University, Greater Noida, U.P., India

²Department of Electrical Electronics and Communication Engineering, Center for Artificial Intelligence in Medicine, Imaging & Forensic Sharda University, Greater Noida, U.P., India

Abstract: In the modern world of electronic goods, analogue to digital converters serve as the lock devices. Scientists' interest in the ADC structure grows as the digital signal processing business develops. Today, an ADC is an instance of the system on an IC board rather than a separate signal converter circuit. The demands on the ADC structure in terms of sample speed, power, area, resolution, disturbance, etc. grow as a result. As each day goes by, more innovative theories and techniques are being developed to produce high-performance ADCs. The comparators are therefore regarded to be the fundamental analogue building mode of any flash ADC and have a significant impact on performance. The best ADC performance requires a high level of comparator precision. The performance of the analogue to digital converter (ADC) is observed using a comparator in this paper as well as recent observations on comparator usage in ADC.

Index Terms: Comparator, low power, high speed, low area

I. INTRODUCTION

Light, music, and other real-world signals are analogue in nature. Any analogue signal that has to be handled digitally first needs to be transformed from analogue to digital using a circuit defined as an analogto-digital converter. Depending on whether the input signal's amplitude is higher or lower than a connected signal, a comparator will generate output voltage which is either high or low. It generates a binary output whose value is determined by the matching of the two given analogue inputs. Common comparators fall within the open-loop and dynamic comparators categories and have a variety kind of construction. Functional operational amplifiers are the open-loop comparators [1].

Dynamic comparators match the amplitude of the input and the externally connected signal via positive feedback, which is a flip-flop characteristic. These many forms of comparator, however, are fundamentally common in structure and use a lot of power. Instead of employing a whole analogue block of comparators, a single ended comparator structure can be added as an analogue comparator.



II. ADC DEVICE

Fig.1: Comparator

An ADC is a device that convert an analog signal—which solely takes into account analogue values like voltage and current—into a digital form that can be processed by a computer. The output is a continuous stream of digital values that transformed a constant time and constant amplitude analog signals into a

discrete time and discrete amplitude digital signal. The flash ADC operates with a lower resolution and at a high speed. Due to its parallel execution, it is also referred to as a parallel ADC.

III.LITRETURE SURVEY

Scientists typically focus on the improvement of the comparator circuit as a technique to reduce power consumption and improve the performance matrices of ADC. The research project under consideration under this area takes into account ADC structure employing comparator threshold voltage scaling.

According to **Veera Boopathy et al. 2015 [7]**, double gate MOSFETs have lower leakage current and delay than single gate MOSFETs. The total power utilisation of the inverter, static, dynamic circuit, and latch is higher when compared to a bulk Si single gate device exhibits a factor of over IOX reduction in leakage current and latency when employing a double gate device. In the DG circuit, they analyze and estimate the leakage current dependence of input patterns for static circuits. In terms of input pattern, the Ioff differs from the SG devices by a little margin.

Venkata Ramakrishna et al. 2016 [8] have analyzed that although CMOS technol- ogy scaling increased speed, leakage currents remained as a negative side effect. Stacking is another method for reducing subthreshold leakage currents by connecting transistors in series. By adjusting the voltage at the MOSFET's source terminal, we propose a circuit approach for minimizing MOSFET leakage currents. We offer a circuit approach that uses two extra transistors to reduce leakage currents in sub 100-nm CMOS VLSI circuits.

Sagar Nandrajog et al. 2015 [3] States that the necessity to reduce power dis- sipation for high-end equipment such as Analog to Digital Converters and operational amplifiers is critical in today's scientific environment. Leakage current is a significant contributor to power dissipation. In compared to a charge sharing dynamic latch com- parator, this circuit reduces 68.83 % of total power frequencyat a frequency of 100MHz and reduces latency by 89.6 %. A variety of power reduction approaches, such as MTCMOS, power gating, GALEOR, LECTOR, and others, are available to optimise the power of CMOS devices. To efficiently reduce power dissipation, In our research, we utilised the comparator circuitry using the LECTOR technique.

The technique of using PMOS transistors at the inputs of the first and second stages of the comparator in this circuit was proposed by Ata khorami et al. 2016 [2]. The second stage is engaged after the first stage with a predetermined delay during the assessment phase to achieve a regulated pre-amplifier gain. In addition, the first stage is turned off after the delay to reduce overall power consumption. Furthermore, the comparator's offset voltage and power usage are linked to the speed, which is simply regulated by the second stage's delay. As a result, a low-power comparator can be effi- ciently developed for a given offset and speed requirement. Unfortunately, lesser power usage comes at the expense of a significant drop in speed. Another example is the use of NMOS input transistors in a comparator to achieve high-speed behaviour, despite the fact that it increases power consumption by a factor of four.

Preeti Verma et al. 2011 [4] have given the brief idea about the scaling of the threshold voltage in CMOS circuits produces a rise in leakage current below the thresholdLeakage is expected to increase exponentially over the next decade, according to the In- ternational Roadmap of Semiconductors (ITRS). LECTOR is a design method for CMOS gates that reduces leakage current while preserving dynamic power dissipation. The leak- age current and propagation delay of the fundamental CMOS NOT gate were studied in this article.

Dinesh Kumar et al. 2016 [9] described a new 0.18m CMOS architecture for a two-bit magnitude comparator using adiabatic logic that consumes less power. A magnitude comparator is a combination of logic components with a low power requirement. used in low-power applications such as communication and computing processing, as well as analogue to digital converters. The average switching capacitance per cycle, node voltage swing, and supply voltage all affect power dissipation in MOS devices. The power consumption due to transitions is proportional to the square of the supply voltage since the voltage swing is usually equal to the supply voltage.

www.ijcrt.org

© 2023 IJCRT | Volume 11, Issue 5 May 2023 | ISSN: 2320-2882

Monika Gautam et al. 2016 [10] discussed the rising clock frequency and complex- ity of highperformance VLSI devices has resulted in a significant increase in power con- sumption, which has proven to be a key impediment to the realisation of high-performance designs. Although these energy dissipation benefits come at the expense of reduced dy- namic performance, when speed isn't as important as low power, the sequential circuits achieved by ICAL logic are a good choice.

Sagar Kumar Vinodiya et al. 2017 [11]. Due to the growing demand for low-power, high-speed analog to digital converters (ADCs), various comparator types were examined and their simulated results were compared. This motivates the development of CMOS comparators that can run at maximum speed at low supply voltage while maintaining excellent power efficiency. In most high-speed ADCs, the comparator is a critical component. Comparators are critical components in modern communication and biological systems because they connect the analogue and digital worlds.

Srinivasa Rao Vemu et al. 2018 [12] discussed about how dynamic comparator is the vital building block of analog to digital converter. In order to increase power efficiency and speed, dynamic renewable comparators require energy-efficient and high-speed ADC. By changing the comparator design, power leakage is reduced, which reduces the circuit's power and delay even further.

Harshita Kushwaha et al. 2021 [13] The design of a low-power, high-speed comparator was described. The design is aimed for SAR ADC implementation. The term "clocked comparator" refers to a dynamic comparator that utilizes latch. The purpose of latching is to provide positive feedback and to facilitate application.

IV. Parameter Check

The comparison of the current comparator on the basis of their effectiveness is presented in the following table.



Parameter	Resolution	Architecture	Technology	DNL (LSB)	INL (LSB)	Voltage Supply	Power Dissipation	Samples/sec.	Ladder Network
Year 2017	6-bit	Flash	65nm	0.3	0.6	1.2 V	2.1 mW	1G	NO
Year 2018	6-bit	Flash	90nm	0.5	0.96	0.9 V	98 mW	3.5G	YES
Year 2021	6-bit	Flash	130nm	0.4	0.6	1.2 V	90 mW	600M	YES
Year 2014	6-bit	Flash	65nm	0.5	0.5	1.2 V	12mW	800M	YES
Year 2015	6-bit	Flash	250nm	-	-	2.5 V	66.8mW	1G	NO

Table I: Comparison Summary

V.

CONCLUSION AND FUTURE SCOPE

We eliminated certain comparisons when studying high speed comparator. The coupling capacitance of the comparator is the sole factor that can be used to choose a virtually resistance value because the the worst Nyquist frequency is equal input signal frequency. The capacitance at the comparator mode's input increases as the number of bits does as well. The associated value will vary owing to noise and disturbance if the

sampling speed is rapid enough, and the comparator will match the wrong entries if the obstruction value is fixed to increase the amount of bits. This will lower the overall output of the design.

REFERENCES

- [1] Daly, D. C., & Chandrakasan, A. P. "A 6-bit, 0.2 V to 0.9 V highly digital flashes ADC with comparator redundancy", IEEE Journal of Solid-State Circuits, Vol. 44, No.11, 2009
- [2] Tarun Agarwal, "How to Convert the Analog Signal to Digital Signal by ADC Converter"
- [3] M. Madhavilatha, G. L. Madhumati and K. Rama Koteswara Rao, "Design of CMOS Comparators for FLASH ADC", International Journal of Aerospace and Electronics Systems, Vol. 1, No. 1-2, Jan- Dec 2011.
- [4] Panchal S D, Dr. S S Gajre, Prof. V P Ghanwat, "Design and implementation of 4-bit flash ADC using folding technique in cadence tool", International Journal of Advanced Research in Computer and Communication Engineering Vol. 1, Issue 4, June 2012.
- [5] Arun kumar P Chavan Rekha G P Narashimaraja, "An Efficient Design of 3bit and 4bit Flash ADC", International Journal of Computer Applications, Volume 61–No.11, January 2013.
- [6] Sarojini Mandal, Dr. J. K Das, "Design of 3-Bit Low Power Flash Type ADC", International Journal of Advanced Research in Computer Engineering & Technology (IJARCET) Volume 3 Issue 4, April 2014
- [7] Neha Bansal, Kuldeep Singh, "Comparative Analysis of CMOS Comparator in various Topologies for ADC Applications", International Journal of Advanced Research in Computer Science and Software Engineering, Volume 4, Issue 5, May 2014
- [8] Gulrej Ahmed and Rajendra Kumar Baghel, "Design Of 6-Bit Flash Analog to Digital Converter Using Variable Switching Voltage CMOS Comparator", International Journal of VLSI design & Communication Systems (VLSICS) Vol.5, No.3, June 2014
- [9] Abidulkarim K. Ilijan, "Review of Flash Analogue to Digital Converter", International Journal of Electronics & Communication (IIJEC), Volume 3, Issue 2, February 2015
- [10] Murmann, B. (2015). The race for the extra decibel: A brief review of current ADC performance trajectories. IEEE Solid-State Circuits Magazine, 7(3), 58-66.
- [11] Donadkar, D. N., & Bhandari, S. U. (2015, February). Review on comparator design for high speed ADCs. In 2015 International Conference on Computing Communication Control and Automation (pp. 974-978). IEEE.
- [12] Antony, A., Paulson, S. R., & Moni, D. J. (2018). Asynchronous level crossing ADC design for wearable devices: a review. Int J Appl Eng Res, 13(4), 1858-1865.
- [13] Le, B., Rondeau, T. W., Reed, J. H., & Bostian, C. W. (2005). Analog-to-digital converters. IEEE Signal Processing Magazine, 22(6), 69-77.
- [14] Walden, R. H. (1999). Performance trends for analog to digital converters. IEEE Communications Magazine, 37(2), 96-101.
- [15] Zahrai, S. A., & Onabajo, M. (2018). Review of analog-to-digital conversion characteristics and design considerations for the creation of power-efficient hybrid data converters. Journal of Low Power Electronics and Applications, 8(2), 12.
- [16] Ro, D., Um, M., & Lee, H. M. (2021). A soft-error-tolerant SAR ADC with dual-capacitor sample-andhold control for sensor systems. Sensors, 21(14), 4768.
- [17] Hor, H. C., & Siek, L. (2012, November). Review on VCO based ADC in modern deep submicron CMOS technology. In 2012 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT) (pp. 86-88). IEEE.
- [18] Xin, X., Cai, J., Xie, R., & Wang, P. (2017). Ultra-low power comparator with dynamic offset cancellation for SAR ADC. Electronics Letters, 53(24), 1572-1574.
- [19] Park, S., Palaskas, Y., & Flynn, M. P. (2007). A 4-GS/s 4-bit Flash ADC in 0.18-\$\mu {\hbox {m}} \$ CMOS. IEEE Journal of Solid-State Circuits, 42(9), 1865-1872.
- [20] Krishna, B., Gill, S. S., & Kumar, A. (2022). Low area and high bit resolution flash analog to digital converter for wide band applications: a review. Micro and Nanosystems, 14(3), 191-197.
- [21] Fredenburg, J., & Flynn, M. P. (2015, September). ADC trends and impact on SAR ADC architecture and analysis. In 2015 IEEE Custom Integrated Circuits Conference (CICC) (pp. 1-8). IEEE.

www.ijcrt.org

- [22] Zhuang, H., Tang, H., & Liu, X. (2020). Voltage comparator with 60% faster speed by using charge pump. IEEE Transactions on Circuits and Systems II: Express Briefs, 67(12), 2923-2927.
- [23] Hedayati, R. (2011). A study of Successive Approximation Registers and implementation of an ultralow power 10-bit SAR ADC in 65nm CMOS technology.
- [24] Sangeetha, R., Vidhyashri, A., Reena, M., Sudharshan, R. B., & Ajayan, J. (2019, March). An overview of dynamic CMOS comparators. In 2019 5th International Conference on Advanced Computing & Communication Systems (ICACCS) (pp. 1001-1004). IEEE.
- [25] Fredenburg, J. A., & Flynn, M. P. (2012). A 90-ms/s 11-mhz-bandwidth 62-db sndr noise-shaping sar adc. IEEE Journal of Solid-State Circuits, 47(12), 2898-2904.

