



Quantum-Dot Cellular Automata-Based Error Detecting Circuits

¹Mr. PRADEEP SINGH YADAV, ²VINTI SHARMA, ³RAVI TIWARI

¹Assistant Professor, ²M.tech Scholar, ³Assistant Professor

Department of Electronics & Telecommunication,

Shri Shankaracharya Technical Campus, Bhilai, India

Abstract: Quantum-dot cellular automata(QCA) has become a reliable feature to nanotechnology as a viable replacement for CMOS technology. It is based on cell-to-cell coulombic contact. Unlike conventional system which propagates data as charge flow, QCA conveys it as **charge configuration**. A novel design of an even parity generator is presented in this paper which is composed of only 21 cells and occupies a $0.03\mu\text{m}^2$ area. It possesses fewer cells lower latency and reduced complexity than the most well-known designs. The proposed parity generator could be employed in a wide range of digital data transmission error detection circuits. The design and simulation are done in QCADesigner2.0.3.

KEYWORDS - Quantum Dots, QCADesigner, Quantum Dot Cellular Automata (QCA), Qubits, Nanotechnology, Nanoelectronics Devices

I. Introduction

Quantum bits (also described as Qubits) are used to store information in quantum computing and can have several states, store enormous amounts of data, use less energy, and work at a faster rate. The encoding is achieved by the charge configuration of a QCA cell [11-15]. Power dissipation is extremely little since current is not flowing out of the cell. The ability to recognize a message that contains an error is crucial for digital communication [4].

2.1 QCA CELL UNIT:

The core building element of QCA technology is the QCA cell, which has four quantum dots and two moveable electrons. Within each cell, four quantum dots are arranged in form of a square fashion, and two extra electrons deflect each other. As a result, we have two stable states as indicated in Fig1 below.






Fig1: QCA cell with polarization states for fig1(a): $P = +1$, fig1(b) $P = -1$

2.2 QCA WIRE:

Data is sent from input to output using QCA wire, which is made up of QCA cell units. Polarization circulates from one cell to the succeeding due to coulombic encounters amongst electrons. The QCA wire has two configurations to achieve wire crossing in the same circuit layer: normal (90° wire) and rotated (45° wire). To span single-layer wires, clocking control is used.



(a) 90-degree wire



(a) 45-degree wire

Fig2: QCA wires: 2(a) 90-degree wire; 2(b) 45-degree wire

2.3 QCA GATES:

In QCA, inverter and majority voter are two primary logic gates. A majority voter, which is usually 3 or 5 input cells, usually stimulates the transition. In a normal majority gate, a single cell's polarization drives a 3-input cell. In a cell, the majority rules. By altering the polarization of $p = +1$, and $p = -1$ in one cell, the majority gate is utilized to produce AND and OR gates in QCA. The equation is described as:

$$O (P, Q, R) = PQ+QR+RS \quad ..(2)$$




Fig3:(a) QCA Majority Gate(b) QCA inverter

2.4 QCA CROSSOVERS:

In QCA circuit design, there are two types of crossovers, coplanar and multilayer. Due to the limited connection between normal and rotated cells when they are placed close to each other, two distinct signals in a coplanar outline can be conveyed individually. While this arrangement has a few issues, such as crosstalk, other strategies must be used to address these issues. The multilayer technique allows the signal to pass via the higher level, which extends benefits including tolerance to cell movement deficits and decreased extent of occupation, as seen in Figure 4. (b). According to Coulomb’s repulsion, three layers are needed to implement the multilayer crossing.




Fig4: (a) Coplanar Crossover (b) Multilayer crossover [21]

3. MATERIALS AND METHODS:

3.1 XOR GATE:

In the logic circuit, a 2-input XOR gate is prominent. Many types of XOR gates were introduced by QCA researchers. As demonstrated in fig4, the best design for the XOR arrangement was proposed by “Haotian Chen et al.” as referenced in [3]. In this study, 2-input XOR is plied to implement a 3-bit even parity generator.




Fig5 Optimum XOR gate as depicted in [3]

3.1: PARITY GENERATOR:

A **parity generator**, which is a combinatorial logic circuit produces the transmitter’s parity bit. For a system that carries crucial and sensitive data, they are critical to signal integrity.

Let’s presume we are sending a three-bit message with an even parity bit. With the parity bit O as the output, three inputs J, K, and L are being applied to the circuit. The **total number of bits** must be **even** in order to generate even parity bit. With 1 acting as a parity bit to make all 1s in the truth table even when the number of 1s is odd, the truth table of an even parity generator is shown below in Table1,

TABLE1: Truth Table for 3-bit Even Parity Generator

Three-bit input message			Generated even-parity bit
J	K	L	O
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Boolean The function is given as

$$O (J, K, L) = (J \text{ XOR } K) \text{ XOR } L \dots\dots\dots (1)$$

4. PROPOSED THREE-BIT EVEN PARITY GENERATOR:

The suggested QCA even parity generator structure is presented in Fig5. It follows the Boolean function. The parity bit is produced by XORing the bits together. This is made up of two 3-input majority gates. The presented block has 3-inputs J, K, and L respectively, and output(E) of that gives generated parity bit. The inputs (J) and (K) are exored together and then fed to the input of the next exor which generates the output parity bit(E) as shown in Fig6. Data can be damaged when binary information is sent through the communication system because of noise which can change binary digits from 1s to 0s or vice versa. At the ending of binary data, this extra bit (parity bit) is inserted.




Fig6: Proposed design of 3-bit even parity generator.

The proposed design comprises 21 cells, 0.75 latency, and occupies a 0.028 μm^2 area and hence lower complexity than best-reported designs.

TABLE2: Comparative analysis of different 3-bit even parity generators

Design	Cell Count	Area	Latency
J Das et. Al [4]	52	0.061 μm^2	0.75
Dharmendra Kumar et. Al	49	0.039 μm^2	0.75
Proposed design	21	0.032 μm^2	0.75




Fig7: Pie chart depicting area and cell count of our proposed design and best-reported designs.

The above pie chart clearly depicts that the area occupied and cell count in our proposed design is lesser than best-known designs.

5. SIMULATION RESULTS:

The design and simulation are done in QCA Designer2.0.3 and are a bistable approximation. The other parameters are taken as default QCA parameters. The simulation results are shown in fig7 below. The output waveform is obtained precisely with a delay of 0.75 clock cycle.




Fig8: Simulation results of three-bit even parity generator

6. CONCLUSION:

A unique block with modest cell numbers and area was proposed in this study. The layout is designed by QCA Designer2.0.3. Through comparison and pie chart, the simulation findings were plainly seen demonstrating that the performance of the suggested layout is superior to that of its contemporaries. As the output is present on the outer portion of the proposed design, this design could be more optimized and extended to newer circuits in the future.

7. REFERENCES:

- [1] Walus K, Dysart TJ, Jullien GA, Budiman RA. (2004) QCA Designer: A Rapid Design and Simulation tool for Quantum-Dot Cellular Automata. IEEE Transactions on Nanotechnology.; <https://doi.org/10.1109/TNANO.2003.820815>
- [2] Lamjed Touil, Ismail Gassoumi, Abdellatif Mtibaa. (2021) Design and Implementation of Nanotechnology QCA Geometric Greedy Router. Hindawi Journal of Electrical and Computer Engineering, <https://doi.org/10.1155/2021/3935091>
- [3] Haotian Chen, Hongjun Lv, Zhang Zhang, Xin Cheng, Guangjen Xie. (2017) Design and Analysis of a Novel Low Power Exclusive-OR Gate Based on Quantum-Dot Cellular Automata. Journal of Circuits, Systems, and Computers. Vol 28, <https://doi.org/10.1142/S021812661950141X>
- [4] Jadav Chandra Das, Debashis De, Sankar Prasad Mondal, Ali Ahmadian, Ferial Ghaemi, Norazak Senu (2019) QCA Based Error Detection Circuit for Nano Communication Network IEEE Access, <https://doi.org/10.1109/ACCESS.2019.291802>

- [5] Dharmendra Kumar, Chintoo Kumar, Shipra Gautam, Debasis Mitra (2017) Design Of Practical Parity Generator and Parity Checker Circuits in QCA IEEE International Symposium on Nanoelectronic and Information Systems <https://doi.org/10.1109/iNIS.2017.16>
- [6] Behrouz Safaezadeh, Ebrahim Mahdipour, Majid Haghparast, Samira Sayedsalehi, Mehdi Hosseinzadeh (2021) Design and simulation of efficient combinational circuits based on a new XOR structure in QCA technology. SPRINGER, Optical, and Quantum Electronics <https://doi.org/10.1007/s11082-021-03294-z>
- [7] M Kaviya, Dr. B.S Satishkumar (2020) A Novel Coplanar Based XOR/XNOR Structure For Design Of QCA Circuits. International Journal Of Creative Research Thoughts, Volume8, ISSN:2320-2882
- [8] Prateek Agrawal, Neeraj Kumar Misra, Subodh Wairya(2016) Design of Quantum-Dot Cellular Automata Based Parity Generator and Checker with Minimum Clocks and Latency. ResearchGate <https://10.5815/ijmecs.2016.08.02>
- [9] C.S. Lent, S.P Douglas Tougaw, Wolfgang Porod, Gery H. Bernstein (1993) "Quantum Cellular automata" Nanotechnology, no.1:49
- [10] K Sridharan Vikramkumar Pudi (2015) Design of Arithmetic Circuits in Quantum-Dot Cellular Automata Nanotechnology. Springer Studies in Computational Intelligence <https://doi.org/10.1007/978-3-319-16688-9>
- [15] D. De, and J. C. Das, "Design of Novel Carry Save Adder Using Quantum Dot-Cellular Automata," Journal of Computational Science, vol. 22, pp. 54-68, 2017.
- [16] J. C. Das, and D.De, "Novel Low Power Reversible Binary Incrementor Design Using Quantum-Dot Cellular Automata," Microprocess. Microsystem., vol. 42, pp. 10-23, 2016.
- [17] S. Hashemi, M. R. Azghadi, A. Zakerolhosseini, K. Navi,(2015) "A novel FPGA-programmable switch matrix interconnection element in quantum-dot cellular automata," International Journal of Electronics, vol. 102, no. 4, pp. 703-724, 2015.
- [18] B. Sen, M. Dutta, R. Mukherjee, R. K. Nath, A. P. Sinha, B. K. Sikdar,(2016) "Towards the design of hybrid QCA tiles targeting high fault tolerance," Journal of Computational Electronics, vol. 15, no.2, pp. 429-445, 2016,
- [19] J.C. Das, and D.De,"Circuit switching with Quantum-Dot Cellular Automata,(2017)" Nano Communication Networks, Doi: 10.1016/j.nancom.2017.06.003
- [20] Ali Newaz Bahar, Muhammad Shahin Uddin, Mohammad B. Rehaman Bhuiyan, Md. Abdullah-Al-Shafi,Mohammad Maksudur Rahman Bhuiyand, Kawsar Ahmed, "Designing an efficient QCA even parity generator circuits with power dissipation analysis", Alexandria Engineering journal <http://dx.doi.org/10.1016/j.aej.2017.02.002>
- [21] Md Abdullah-Al-Shafi, Ali Newaz Bahar, Qingsong Ai, "Optimized design and performance analysis of novel comparator and full adder in nanoscale", <https://doi.org/10.1080/23311916.2016.1237864>
- [22] Abdullah-Al-Shafi, M., Bahar, A.N. (2019) Designing majority gate-based nanoscale two-dimensional two-dot one-electron parity generator and checker for nano-communication. *Int Nano Lett* **9**, 265-276. <https://doi.org/10.1007/s40089-019-0279-1>
- [23] Shiri, Ahmadreza, Abdalhossein Rezai, and Hamid Mahmoodian. (2019) "Design of efficient coplanar comparator circuit in QCA technology." *Facta Universitatis, Series: Electronics and Energetics* 32, no. 1: 119-128.
- [24] Abdullah-Al-Shafi, Md, and Ali Newaz Bahar. "Novel binary to gray code converters in QCA with power dissipation analysis." *International journal of multimedia and ubiquitous engineering* 11, no. 8 (2016): 379-396.
- [25] Ahmad, Firdous, Ghulam Mohiuddin Bhat, and Peer Zahoor Ahmad.(2014) "Novel adder circuits based on quantum-dot cellular automata (QCA)." *Circuits and Systems* 2014.
- [26] Wang, R. J., Xu, Y. P., She, C., & Nasution, M. (2022). A new design for programmable logic array based on QCA-based nanotechnology. *Optik*, 253, 168581.
- [27] Tripathi, D., & Wairya, S. (2021). A Cost-Efficient Magnitude Comparator and Error Detection Circuits for Nano-Communication. In *Inventive Systems and Control: Proceedings of ICISC 2021* (pp. 239-254). Springer Singapore.