



Construction Of Estimation Circuits By Creation Of Fictitious Timing Paths: The Carry Cut-Back Adder

¹Mrs.K.Deenu, ²R.Vaishnavi, ³N.Sowntharya, ⁴M.Keerthana

¹Assistant professor, ²UG Scholar, ³UG Scholar, ⁴UG Scholar

¹Electronics and Communication Engineering

¹P.A.College of Engineering and Technology, Pollachi, India

Abstract: In this study, a unique concept to estimation circuit model is proposed, based on the creation and use of fictitious timing routes, or critical paths that cannot be logically actuated. By ensuring modest and controlled transformation, this enables a significant relaxation of temporal limitations. By using high-significance stages to break the carry propagation chain at lower numbers, the Carry Cut-Back Adder (CCBA), a rough adder design, implements this technique. By preventing the carry chain's logic from triggering, this simple method offers reduced worst-case errors while boosting performance and energy sustainability. The document contains a design methodology as well as implementation, error optimization, and design space minimization. Very reliability has been revealed to be possible with the CCBA, and it also offers tremendous circuit savings. Energy savings of up to 36% as compared to exact adders are shown with a worst-case reliability of 99.999%. The comparison of 32-bit estimate and truncated adders for mean and worst-case relative errors is then carried out in the context of industry. The CCBA beats both state-of-the-art and truncated adders for high-accuracy and low-power circuits, highlighting the potential of the suggested idea to contribute to the creation of highly efficient estimate or precision-scalable hardware accelerators.

Index Terms - Low-power digital circuits, timing optimization, fictitious timing paths, approximate circuits, approximate adders, conjectural adders.

1. INTRODUCTION

Since Gordon Moore's astonishing prediction, the performance, density, and energy efficiency of integrated circuits have been rising exponentially. To develop technology in the future, there are a variety of concerns with power and reliability. Due to the poor scaling of V_{th} , power has unquestionably become a vital problem, and the atomic-scale transistor miniaturisation has resulted in substantial Process-Voltage-Temperature (PVT) changes. However, achieving low power and resilience against volatility necessitates onerous and contradictory design requirements. For contrast, whereas power economy needs hardware minimalism and voltage downscaling, robustness needs greater voltage, more transistors, and more correction or redundancy. Designers are therefore facing pressure to discover new energy-efficient computing methods to accommodate the escalating demand for data processing.

In many abstraction layers, the idea of error margin inaccuracy in a design to conserve resources—is well-known. It is also inherent in digital signal processing since real values are approximated owing to the limited amount of bits. Based on these principles, approximation computing [1] has become a strong contender to boost performance and energy efficiency beyond the limits of current technology. In addition to tolerating unreliability, designing approximation circuits explores a new trade-off by purposefully creating faults to save space and power consumption and get around the drawbacks of conventional circuit design.

At several levels of abstraction, approximate computing has been studied. Examples include voltage-frequency-precision scaling at the circuit level [2] and significance-driven computation at the algorithmic level [3]. Another method entails reworking the architecture of digital circuits into a roughly equivalent version with less silicon area, latency, or power usage. This method is especially appropriate for arithmetic operators like adders.

In this study, a radical concept for streamlining arithmetic circuits is presented. It involves creating fictional bogus paths, taking advantage of them, and designing circuit functionality and implementation simultaneously. The construction of an estimated adder that trades off arithmetic precision in a floating-point way is described using this method. This adder, designated as the Carry Cut-Back Adder (CCBA) and briefly described in [4], disables carry-chain activation in order to loosen timing restrictions throughout

the whole design, significantly increasing circuit efficiency. This method ensures minimal relative floating-point type errors by monitoring high-importance carry stages to break the carry propagation chain at lower significance points. This research builds error control on high-speed circuits by adopting a novel input-induced cut mechanism to the CCBA. It receives a proper construction strategy that involves circuit implementation, error optimization, and design-space reduction.

For two target frequencies, a detailed comparison of 32-bit estimate and truncated adders is performed. For a 65 nm commercial CMOS technology, all circuits are synthesised and functionally defined at the level of industrial design. To quantify accuracy, mean and maximum relative errors are evaluated. The CCBA gives by far the greatest performance for worst-case relative errors, according to the results. The CCBA is shown to perform truncated adders in low-speed designs and to be similar to truncated adders among high-accuracy circuits for mean relative errors.

2. FABRICATION OF FICTITIOUS TIMING PATHS FOR APPROXIMATE CIRCUIT DESIGN AND OPTIMIZATION

If a digital circuit's critical path is triggered, which is the worst-case situation, it must be configured to still functional. This is done by identifying all potential critical paths and adopting on them conservative—thus valuable margins. Nevertheless, a crucial path can occasionally never be logically activated, in which case it is referred to as a false path since conservative restrictions do not need to be applied to it. Wrong paths are typically unintended results of circuit design. It is possible to relieve timing restrictions on signal routes during the Static Timing Analysis by locating them and getting their details, which are referenced to as delay constraints or timing exceptions (STA).

False routes are commonly unplanned outcomes of circuit design. It is made feasible by locating them and retrieving their data, sometimes referred to as delay limitations or timing exceptions to ease signal route time restrictions during the Static Timing Analysis (STA). By concentrating on genuine pathways rather than fictitious paths, it may be possible for the synthesis tool to accomplish the required design performance (such as power, area, or speed) or time closure. As a result, several scientific papers [5, 6] and patents [7–9] have documented how to locate them in a circuit netlist using analytical or numerical methods.




Fig.1. Diagram showing a fabricated fictitious path

2.1 False-Path Fabrication

We provide two necessary logic parts to generate a fictitious path or convert a signal path to a false path:

- A cutting element that multiplexes the signal path in its middle, either to keep the path as is or to replace it with a quicker alternative path.
- When a monitoring element notices a chance of complete signal-path activation based on the monitoring of a few connected nets, it instructs the cutting element to choose the quicker other path.

Manually with the exception of the created incorrect pathways from STA is a crucial step. This is true for the CCBA circuit described in the section below, where it is necessary to exchange timing exceptions in order to ensure proper implementation. It is true that locating false routes in a circuit is a challenging and time-consuming computer process. Thus, failing to alert the synthesis tool will probably result in a miss. In such situation, the tool would needlessly try to fulfil the imposed time limitations, losing all the advantages of the method. Depending on the synthesis tool, other timing exceptions are conceivable, such as set max delay, set false route, or set disable arc.

2.2. Significance-Driven Cuts

It is crucial to keep in mind that generating or inducing a false pathway necessitates careful co-design of circuit timing and behaviour. In fact, the incomplete activation of the route will prevent its full and (assumed) initial behaviour from establishing, changing the behaviour of the circuit as a whole. Because of this, this method works well when designing approximation circuits, such as by converting an accurate design into an estimated one with limited functionality.

3. A PROPOSAL FOR APPROXIMATE CIRCUITS: THE CARRY CUT-BACK ADDER (CCBA)

3.1. State-of-the-Art Approximate Adders

The most prevalent mathematical unit in digital systems is the addition. Several attempts to manufacture them roughly have been done due to the requirement for increased speed and power efficiency. Using the idea of carry conjecture is the most popular method for creating approximation adders [10]. It is possible to predict an internal carry rather accurately based on a limited number of previous stages since carry propagation often does not cover the whole length of the adder. In order to enable performance beyond the theoretical limits of precise adders, the carry propagation chain can be condensed or divided into several shorter pathways that are processed concurrently.

Using the idea of carry speculation is the method most frequently used to construct approximation adders [10]. Due to the fact that carry propagation sometimes does not cover the complete length of the adder, it is possible to predict an internal carry with a fair amount of accuracy using only a few earlier stages. Because of this, the carry propagation chain may be shortened or divided into several shorter channels that are carried out concurrently, providing performance that exceeds the theoretical limits of precise adders. In the literature, a variety of speculative approaches have been investigated, including segmented [11, 12], compensated [13]– [15] and timing-starved adders [16, 17]. This research just investigates their basic architecture, devoid of certain characteristics. Some architectural solutions are based on reducing low-significance bits (LSBs) of addition [18, 19], either by substituting approximation Full Adder (FA) cells for low-significance ones or by removing low-significance gates after circuit creation.

3.1.1. Speculative segmented adders

The Equal Segmentation Adder (ESA) is the base of early speculative adder works [11]. The ESA divides the addition into a number of simultaneous sub-adder blocks that operate independently of one another. The remarkable energy efficiency of this segmented carry chain with no circuit overhead comes at the expense of multiple uncontrollable faults. The Error-Tolerant Adder type II (ETAI) [12] augments the sub-adders with equally-sized carry generator sub-blocks to more precisely predict the input carry of each sub-adder in order to lower the error rate.

3.1.2. Adders with speculative compensation

Segmented adders have been combined with multiplexer-based error compensation in order to lessen the impact of errors and minimise the worst case. In the event of erroneous carry speculation, the Error-Tolerant Balancing Adder (ETBA) [13], a direct successor of the ETAI, utilises an error balancing approach based on multiplexers to reduce the relative error on the previous sub-adder block. The ETBA's carry method is essentially identical to that of the Generate-Signals-Exploited Carry Speculation Adder (GCSA) [14]. In contrast to the preceding sub-adder block, it introduces error reduction on the current sub-adder block in the event of inaccurate supposition.

The Inexact Speculative Adder (ISA) [15] is a generalised and ideal speculative adder design. It reduces the carry-generator overhead, therefore lowering the significant critical delay. Using dual-direction compensation on both the previous and current sub-adder blocks, error reduction is also optimised. Other speculative adders are significantly outperformed by the ISA in terms of speed and energy economy while also improving accuracy. It is important to note that the boundary cases segmented and compensated adders, which are state-of-the-art, are covered by the ISA.

3.1.3. Speculative timing-starved adders

The most popular timing-starved adder is called the Almost Correct Adder (ACA) [16]. Every sum bit of the ACA is built using the exact same number of carry stages, with the exception of the initial ones, which need less, because it is made up of an array of overlapping and translated sub-adder blocks. Hence, the critical-path latency is constrained; yet, the circuit cost is somewhat significant.

The Accuracy-Configurable Approximate Adder (ACAA) [17] is a variation of the ACA that additionally consists of overlapping subadder blocks. Yet, such sub-adders only get their bit width translated by half. This results in a reduction in the number of blocks needed and a simpler circuit.

3.1.4. Adders with simplified LSBs

The addition is split into two parts using the Lower-part-OR Adder (LOA) [18]. While some OR gates approximate the lower-part, the top section calculates the exact sum of the MSBs as an alternative to standard FA cells. The carry-in of the top portion addition from the previous step is produced using an additional AND gate. The critical path is narrowed to just the carry chain of the upper-part adder, notwithstanding the high mistake rate and tiny error values.

Gate-Level Pruning (GLP) [19] is one of the CAD techniques used to automatically create improbable circuits [19]– [22]. GLP eliminates low-significance gates, sacrificing accuracy for space and power savings. It has been effectively utilised in adders, where it keeps the gates needed for precise carry propagation while getting rid of the ones that are used to produce low-significance outputs.

4. PROSPECTIVE ARCHITECTURE

In Fig. 2, the prospective Carry Cut-Back Adder (CCBA) is shown with its entire design. According to [4], the CCBA is based on a standard fixed-point adder made of a chain of sub-adder blocks (ADD), with multiplexers inserted that can reduce the effective critical route by cutting the carry chain. The cut combines the actual carry with a carry that is assumed to come from a much shorter chain.

When all of the carry stages are in propagate states, the carry propagate block (PROP), which keeps track of a set of carry stages, decides to end the chain. Low relative mistakes are always ensured by the cut's placement in the carry chain, which is always lower-significance than the PROP.




Fig.2. An overview of the prospective Carry Cut-Back Adder's block diagram (CCBA).

A feedback between two carry-chain places is how this cut-back mechanism occurs, it should be noted. Nevertheless, only local propagate and produce signals—which are calculated from the input operands rather than the carry chain—are used by the PROP. It is not a recursive loop, and as such, it cannot affect the stability of the circuit.

If there are numerous cut-backs, an identical guess value is used to construct the hypothesised carry in the optional carry speculator block (SPEC). Shorter than the precise carry path, this alternative approach propagates the estimate from a few earlier steps if they are all in propagate mode. The guess is often a hardwired "0" or "1," but it can also be a dynamic value, like a preceding-stage input operand to prevent bias in the error distribution [13]. The multiplexer can be reduced to a monotonic gate if there is no SPEC block present (which is comparable to a 0-bit SPEC).

4.1. Circuit Timing

The timing aspect of this strategy continues to be its key benefit. The critical route in a standard adder can only be triggered if all the stages are in propagate mode. While the carry propagation is inherently disrupted by the distribution of input bits, this happens with a low probability. The full carry chain is physically contained in the adder within the CCBA (through ADD blocks and multiplexers), but this path can never be activated. By focusing on a few adder stages, the PROP may identify this problem and inform the SPEC to adopt a shorter path so that the design adheres to more stringent time requirements.

The longest propagation chains that may pass through a CCBA designed with two OR-cuts activated by active-high cut signals are illustrated in Fig. 3. (sample without SPEC for simplicity, but identical logic applies in the general situation). There are two ways to divide the carry chain in a cut-back module:

- Cut =0: The carry is propagated from one ADD block to the next via the OR gate output, which follows the input. In this typical scenario, the carry chain is spontaneously broken between the ADD2 stages of the PROP rather than being intentionally severed at the cut place. As a result, the critical path is constrained since it cannot completely pass over the PROP.
- Cut =1: Propagation mode is active for all stages of the PROP. If the remaining unmonitored stages are likewise in propagate mode, the carry will inevitably propagate through the PROP and there is a possibility of a lengthy critical-path activation. The active-high cut signal consciously forces the OR output at "1" regardless of the actual carry from the prior ADD block. As a result, the propagation of the carry is halted at this place, and its maximum length is still constrained.




Fig.3. Diagram of the longest carry chains and corresponding effective critical pathways in the CCBA implementation example with two OR-cuts.

In case 1, the carry chain is naturally broken inside the two PROP blocks, explaining why there are no deliberate cuts in Fig. 3. In case 2, the carry chain is intentionally broken at the OR gate points by two purposeful cuts. Both cases 3 and 4 have a carry chain that has been purposefully cut short and one that has been naturally broken.

No input combination can trigger the whole carry chain from beginning to end even if it is physically there in the design. As it is a bogus path, the time optimization may do without it. The longest propagation chains that may occur in the circuit among the various scenarios are summed up by the effective critical routes, shown in red in Fig. 3. Shorter effective critical routes would result from the insertion of additional carry cut-back modules, which may overlap one another.

4.1.2. Arithmetic and Errors

Fig. 4 depicts the CCBA addition calculation. P, G, and K, which stand for propagate, generate, and kill states, respectively, are stages inside PROP and SPEC blocks that are represented by their carry states. When cuts are not active, cuts and signals are shown by dotted lines.

Three conditions must all be present for an error to occur:

- The cut is started when a series of propagate signals fills the whole PROP bit-width.
- The SPEC bit-width is taken up by a series of propagate signals, making it difficult to forecast a carry's exact path using only SPEC stages.
- Fig. 4a or that directly replaces the true carry with an incorrect estimation of the carry that is fed into the SPEC (Fig. 4b).

The right-hand route of Fig. 4a contains an error since the three aforementioned qualities all occur at the same time. Due to the use of OR gates in the OR-cut implementation of Fig. 4b, the activehigh cut signal also serves as the estimate value. On the two right-hand pathways, the first error condition is satisfied, which immediately causes the cut because there is no SPEC. Unintentionally, the guess value of "1" follows the actual carry in the centre path and results in the right total. Nevertheless, it is incorrect on the right-hand route, which results in an erroneous sum.




Fig. 4 shows a CCBA addition example for two different circuit topologies.

Three OR-cuts with 1-bit PROP blocks, (b) two multiplexed cuts with 2-bit PROP and SPEC blocks, and (a) a guess at "0." Inactive cuts are shown by dotted lines.

An error suggests that one or both operands contain non-zero bits in the PROP position, which would put those stages in propagate mode. The predicted total is invariably significantly bigger than the inserted error since the error occurs at the cut point, a place of lower consequence. In the Fig. 4a example, the predicted total is 43,265 and the absolute error is 16, making the relative

error 0.04%. The relative error in Fig. 4b's calculation is only 0.006%. Very small relative mistakes are usual for calculations with big value operands in speculative adders. Yet, the worst-case scenario is what determines an adder's minimal accuracy and provides the upper-bound relative error.

4.1.3. Error propagation

It's important to notice in Fig. 4 that while the cut-related mistake may spread to many bits, it appears to maintain the size of the carry cut-back location, or the initial incorrect bit. Yet, because to compensatory mechanisms, a string of incorrect bits might produce quite different arithmetic mistakes. As a result, a thorough demonstration must be given.

Let S_i , C_i , and P_i stand for the i th stage addition's sum, carry-in, and propagate signals, respectively. These terms define the sum and carry propagation:

$$S_i = P_i \oplus C_i \quad (1)$$

$$P_i = C_{i+1} = C_i \quad (2)$$

Let's imagine that there was an incorrect carry of the value C_{err} at the i th bit of the adder. The value of P_i affects both the sum bit and the carry-out:

Assume there is a carry fault at the i th bit of the adder, resulting in the incorrect carry of the value C_{err} . The value of P_i affects both the carry-out and the sum bit:

- If $P_i = 1$, then (1) yields $S_i = C_{err}$ rather than C_{err} for the anticipated sum bit and (2) propagates the incorrect carry C_{err} to the subsequent step, where the identical formulas once again apply.
- If $P_i = 0$, (1) outputs $S_i = C_{err}$ rather than C_{err} for the anticipated sum bit, but since (2) prevents the propagation of the incorrect carry, the next stage addition is accurate.

The mistake pattern emerges as depicted in Fig. 5 assuming that the incorrect total extends from the m th to the p th stage:




Fig.5. Balanced error pattern

In Fig. 4, where the error patterns are depicted in red, the final incorrect bit balances the first ones, the absolute error only bears the importance of the first incorrect bit:

$$2^p - 2^{p-1} - 2^{p-2} - \dots - 2^m = 2^m \quad (3)$$

The carry must propagate normally for this result to be accurate. One cut-back multiplexer, however, is not a requirement for all circuits. If the stages in between two cut-backs are in propagate modes, the usual propagation caused by (2) may be hampered. It is necessary to recompute the prior result in this instance.

Because $P_i = 1$ and there wouldn't be a carry-chain perturbation without it, let's suppose the same carry error ($C_i = C_{err}$) is present in the propagation stage. The prior result is still valid even if another cut-back accidentally guesses the same flawed carry C_{err} (2). The carry mistake is reversed if the carry cut occurs in the other direction, however, in which case it overrides (2) and returns the carry to the amount of the anticipated addition. Due to the precise carry defined by (1), the current sum bit and subsequent stages are accurate despite the cut. This time, the error pattern looks like Fig. 6, with the final incorrect sum bit being the previous step at value C_{err} .




Fig.6. Unbalanced error pattern

As every incorrect bit is in the same direction, the absolute mistake is just their sum:

$$2p + 2p1 + 2p2 + \dots + 2m = 2p+1 \cdot 2m \quad (4)$$

Compared to the previous scenario, the amount of this mistake is substantially larger, but it can only happen if numerous carry-cuts occur in the opposite direction. So, for all of the cut modules of the CCBA, the SPEC guess or the straight carry-cut must be selected in the same direction in order to prevent such extreme inaccuracies.

5. DESIGN AND IMPLEMENTATION STRATEGY

The CCBA enables significant increases in error control and circuit performance simultaneously. The merits of its architectural design are discussed in this section.

5.1. Circuit installation

In order to preserve the advantages of the false-path optimization on the circuit time, the circuitry of the adder must be kept to a minimum because the carry cut-back approach adds hardware overhead, mostly for implementing PROP and SPEC blocks. The simplest approach to decrease their area and latency, which must first be computed in order to establish the activation and value of the cut, is to restrict their bit-widths to a few steps. The slowest execution speed between PROP and SPEC limits the delay overhead when performed in parallel.

The area overhead of these functional blocks, which are often implemented using a quick and effective carrylookahead architecture, may luckily be balanced. It is true that PROP and SPEC may be constructed using a similar design to the adder segments they overlay. They could then share a large portion of their circuitry, for example, with a Carry-Lookahead Adder (CLA), which deploys tiny sum generators onto a carry-lookahead network. Similar to speculative adders, the CCBA may be flexibly configured to include a precise computation mode or a variable-latency error correcting method. Just by disabling the cut-backs, the carry will proceed properly and immediately provide the identical addition result throughout the full adder chain (with the original critical-path latency).

5.2. Timing constraints

Fortunately, the area overhead of these functional blocks, which are frequently implemented utilising a speedy and efficient carrylookahead architecture, may be balanced. It is true that the adder segments that PROP and SPEC overlay may be built using a similar design. They might then share a significant percentage of their circuitry, for instance, with a Carry-Lookahead Adder (CLA), which places small sum generators on a carry-look ahead network.

The CCBA may be flexible set to incorporate a precise calculation mode or a variable-latency error correction approach, much like speculative adders. Just simply eliminating the cut-backs, the carry will function properly and quickly deliver the same addition result throughout the whole adder chain (with the original critical-path latency).

5.3. Design-space minimization

The selection of the proper set of characteristics continues to be difficult due to its flexibility. Thankfully, the relationship between faults and circuit features can assist in narrowing the potential design space choices. Reversing equation leads to a straightforward process that may be used to determine the minimal design specifications needed to suit a specified maximum relative inaccuracy (6). Secondly, excluding the SPEC terms results in the minimal cut length, which is made up of the PROP and ADD1 blocks' bit-widths (IPROP and IADD1, respectively), as shown in Fig. 3.

$$l_{cut} = l_{PROP} + l_{ADD1} \geq \lceil \log_2(RE_{max}) \rceil \quad (5)$$

the highest relative error requirement is represented by RE_{max} . Using RE_{max} restrictions of 50%, 25%, and 12.5% as an example would mandate a minimum of 2, 3, or 4 bits for the entire cut length. As a result of the PROP and SPEC's rounding down, may also be employed to correct errors. The requisite precision would be ensured by a longer cut without a restriction on certain blocks. Correction of this integer phrase the minimal PROP bit-width need to further reduce the error and match the chosen RE_{max} :

$$l_{PROP} \geq l_{cut} - \log_2(2^{l_{cut}} + 1 - 1/RE_{max}) \quad (6)$$

for an always-zero carry estimate. because of this, no additional design factor can aid in decreasing the inaccuracy, which justifies the rounding upto make sure the needed precision is maintained. When the carry guess is either dynamic or fixed at Level "1" changes the expression to:

$$l_{PROP} \geq l_{cut} - \log_2(2^{l_{cut}} - 1/RE_{max}) \quad (7)$$

The mistake would be fit if a larger number was used. constraint. But in that situation, the SPEC can at last PROP should be used in addition to the cut length for mistake correction. The bare minimum SPEC bit-width is represented as follows:

$$l_{SPEC} \geq \log_2(1 + 2^{l_{cut}} - 2^{l_{cut} - l_{PROP}} - 1/RE_{max}) \quad (8)$$

The total number of layoffs and their positions do not change with impact the RE_{max} . As a result, there are still several implementations to be examined in order to identify the ideal circuit, however the design space would be whittled down to a few more applicants.

6. RESULTS AND COMPARISON

6.1. The investigation's scope

This study has looked at 32-bit unsigned adders. Keeping the relative faults under control and reducing them even in its worst scenario, which delimits the floating-point the operator's minimal level of accuracy, resulting in a reduction in the design space. All of the architectures of utilising compensated and segmented adders blocks with identical features, all of a similar size, and CCBA employing cut-back modules that are evenly spaced and identical. They a variety of carry generators have all been taken into consideration. hazard a guess: either static at '0' or '1', or dynamic using 'preceding stage' as stated by [13], the input operand. Approximately adders have been used in more than 50,000 implementations and investigations with a variety of error characteristics have been conducted to describe their performance in general.

6.2. Implementing and describing circuits

From the most detailed behavioural description, every approximation adder has been built in VHDL. As a result, the internal architecture of the ADD, PROP, and SPEC blocks is left up to the compiler's optimization so that it may take use of the most advantageous design to meet the time limitation. From the Synopsys Design Ware IP library, the precise adder that was used as a reference was instantiated.

Both the 800MHz (low-power) and 3.3 GHz target frequencies have been generated for each design using Synopsys Design Compiler in the UMC 65 nm technology (high-performance). The Postsynthesis Delay, Area, Leakage, and Dynamic Power have been retrieved using Synopsys Design Compiler.

6.3. Implementing and describing circuits

In this study, metrics based on relative error (RE), which has the benefit of being independent of adder size, are utilised to describe approximation adders. it is defined as :

$$RE = \left| \frac{S_{approx} - S_{exact}}{S_{exact}} \right| \quad (8)$$

The maximum of the relative error (RE_{max}), which indicates the worst-case or minimal accuracy of the circuit, is the primary metric utilised to describe the circuits for this study. Targeting commercial items also requires it. Due to its widespread use in the study of approximation circuits, the mean relative error (RE_{mean}) is also taken into account [25].

Using the simulation of two samples of five million unsigned random inputs, the approximation adders have been described. Secondly, to identify the worst-case scenario, a log-uniform distribution with a very broad dynamic range has been employed. Instead of the variance or standard deviation, the relative standard deviation (RSD) has been utilised to measure the dispersion of the findings over the four random samples since the error characteristics of adders span many orders of magnitude and are presented on a logarithmic scale.

6.4. Comparative Study

Modern approximation adders and CCBA's are compared in-depth and thoroughly in this part. There are representations of every adder mentioned in III-A, including ESA [11], ETaII [12], ETBA [13], GCSA [14], ISA [15], ACA [16], ACAA [17], LOA [18], and pruned adders [19]. Furthermore included for reference are exact truncated adders. Fig.7 and fig 8.illustrative accuracy-efficiency dot graphs. Approximate adders operating at 3.3 GHz and 800 MHz can reach the Pareto boundaries. Error characteristics are quantified on horizontal axes and compared using RE_{max} on the right subfigures and RE_{mean} on the left. According to energy usage for top subfigures and normalised PDAP (normalised to the precise 32-bit adder) for bottom ones, circuit expenses are assessed vertically. The bottom-left subfigure corners usually have the greatest designs.




Fig. 7: Comparison of relative errors and circuit costs of approximate adders synthesized at 3.3 GHz in a 65 nm technology.




Fig. 8: Comparison of relative errors and circuit costs of approximate adders synthesized at 800MHz in a 65 nm technology.

7. CONCLUSION

By creating fictitious timing routes—critical channels that can never be logically activated—this research introduces a fresh idea for optimising approximation circuits. This approach offers to monitor and cut important paths to turn them into fake paths while co-designing circuit timing together with functionality. As a result, timing restrictions can be loosened, lowering circuit costs or increasing performance. Reduced precision or regulated arithmetic mistakes can be avoided by putting the cuts into practise on low-significance nets of arithmetic circuits. The Carry Cut-Back Adder (CCBA), a rough adder circuit, uses this strategy to allow high-significance stages to ensure high accuracy by breaking the carry propagation chain at lower-significance points. A design technique has been proposed to adjust accuracy, optimise and appropriately apply temporal restrictions, and to minimise design-space exploration.

Against 10 state-of-the-art approximation adders, including truncated exact adders, an industry-focused comparison for a 65 nm commercial CMOS technology has been conducted. The power-delay-area savings for low-speed implementations of the CCBA architecture reach up to 70% while allowing precision tweaking across almost seven orders of magnitude. In terms of worst-case mistakes, it performs far better than the majority of other approximation adders as well as all of them. The energy efficiency of high-accuracy low-power designs even surpasses that of accurate truncated adders. Energy savings of up to 36% or decreases in power-delay area of up to 22% compared to low-power conventional systems are shown with a worst-case accuracy of 99.999%. This research has demonstrated the significant benefit of using fake timing routes on adder circuits. Larger arithmetic circuits, such as multipliers [29], as well as larger datapaths, like CORDIC [30] and FPU [31], may benefit from this innovative method. Because of its incredibly light circuit construction, it might be used to create highly adjustable or precisely scaled hardware accelerators, improving functionality in a way that is more predictable and controlled.

REFERENCES

- [1] C. M. Kirsch and H. Payer, "Incorrect systems: It's not the problem, it's the solution," in Design Automation Conference (DAC), 2012 49th ACM/EDAC/IEEE, June 2012, pp. 913–917.
- [2] B. Moons, R. Uytterhoeven, W. Dehaene, and M. Verhelst, "DVAFS: Trading computational accuracy for energy through dynamic-voltage-accuracy- frequency-scaling," in Design, Automation and Test in Europe (DATE), 2017 IEEE Conference, March 2017, pp. 488–493.
- [3] D. Mohapatra, G. Karakonstantis, and K. Roy, "Significance driven computation: A voltage-scalable, variation-aware, quality-tuning motion estimator," in Low Power Electronics and Design (ISLPED), 2009 ACM/IEEE International Symposium on, Aug. 2009, pp. 195–200.
- [4] V. Camus, J. Schlachter and C. Enz, "A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision," in Design Automation Conference (DAC), 53rd ACM/EDAC/IEEE, June 2016, pp. 127:1–127:6.
- [5] D. H. C. Du, S. H. C. Yen, and S. Ghanta, "On the general false path problem in timing analysis," in Design Automation Conference (DAC), 26th ACM/EDAC/IEEE, June 1989, pp. 555–560.

- [6] P. C. McGeer and R. K. Brayton, "Efficient algorithms for computing the longest viable path in a combinational network," in Design Automation Conference (DAC), 26th ACM/EDAC/IEEE, June 1989, pp. 561–567.
- [7] A. Magdy, Z. Jing, and B. Jayanta, "Design analysis tool for path extraction and false path identification and method thereof," Patent US8 627 249 (B1), Aug. 2002.
- [8] S. Bret, "Method and system for false path analysis," Patent US2 002 112 213 (A1), April 2007.
- [9] R. Solaiman, J. Mayank, R. Solaiman, and J. Mayank, "Method for modeling and verifying timing exceptions," Patent US7 650 581 (B2), Nov. 2008.
- [10] T. Liu and S.-L. Lu, "Performance improvement with circuit-level speculation," in Microarchitecture (MICRO-33), 2000 33rd Annual IEEE/ACM International Symposium on, Dec. 2000, pp. 348–355.
- [11] D. Mohapatra, V. K. Chippa, A. Raghunathan, and K. Roy, "Design of voltage-scalable meta-functions for approximate computing," in Design, Automation and Test in Europe (DATE), 2011 IEEE Conference and Exhibition on, March 2011, pp. 1–6.
- [12] N. Zhu, W.-L. Goh, and K.-S. Yeo, "An enhanced low-power high-speed adder for error-tolerant application," in Integrated Circuits (ISIC), 12th IEEE International Symposium on, Dec. 2009, pp. 69–72.
- [13] M. Weber, M. Putic, H. Zhang, J. Lach, and J. Huang, "Balancing adder for error tolerant applications," in Circuits and Systems (ISCAS), 2013 IEEE International Symposium on, May 2013, pp. 3038–3041.
- [14] J. Hu and W. Qian, "A new approximate adder with low relative error and correct sign calculation," in Design, Automation and Test in Europe (DATE), 2015 IEEE Conference and Exhibition on, March 2015, pp. 1449–1454.
- [15] V. Camus, J. Schlachter, and C. Enz, "Energy-efficient inexact speculative adder with high performance and accuracy control," in Circuits and Systems (ISCAS), 2015 IEEE Int. Symposium, May 2015, pp. 45–48.
- [16] A. K. Verma, P. Brisk, and P. Ienne, "Variable latency speculative addition: A new paradigm for arithmetic circuit design," in Design, Automation and Test in Europe (DATE), 2008 IEEE Conference and Exhibition on, March 2008, pp. 1250–1255.
- [17] A. B. Kahng and S. Kang, "Accuracy-configurable adder for approximate arithmetic designs," in Design Automation Conference (DAC), 49th ACM/EDAC/IEEE, June 2012, pp. 820–825.
- [18] H. R. Mahdiani, A. Ahmadi, S. M. Fakhraie, and C. Lucas, "Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications," in Transactions on Circuits and Systems I (TCAS-I), IEEE, vol. 57, no. 4, April 2010, pp. 850–862.
- [19] J. Schlachter, V. Camus, C. Enz, and K. Palem, "Automatic generation of inexact digital circuits by gate-level pruning," in Circuits and Systems (ISCAS), IEEE International Symposium on, May 2015, pp. 173–176.
- [20] S. Venkataramani, A. Sabne, V. Kozhikkottu, K. Roy, and A. Raghunathan, "SALSA: Systematic logic synthesis of approximate circuits," in Design Automation Conference (DAC), 2012 ACM/EDAC/IEEE, June 2012, pp. 796–801.
- [21] V. Mrazek, R. Hrbacek, Z. Vasicek, and L. Sekanina, "EvoApproxSb: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods," in Design, Automation and Test in Europe (DATE), 2017 IEEE Conf., Mar. 2017, pp. 258–261.
- [22] M. Ceska, J. Matyas, V. Mrazek, L. Sekanina, Z. Vasicek, and T. Vojnar, "Approximating complex arithmetic circuits with formal error guarantees: 32-bit multipliers accomplished," in Computer-Aided Design (ICCAD), 2017 IEEE/ACM International Conference on, Nov. 2017, pp. 416–423.
- [23] C. Liu, J. Han, and F. Lombardi, "An analytical framework for evaluating the error characteristics of approximate adders," in Transactions on Computers (TC), IEEE, vol. 64, no. 5, May 2015, pp. 1268–1281.
- [24] J. Miao, K. He, A. Gerstlauer, and M. Orshansky, "Modeling and synthesis of quality-energy optimal approximate adders," in Computer-Aided Design (ICCAD), 2012 IEEE/ACM International Conference on, Nov. 2012, pp. 728–735.
- [25] H. Jiang, C. Liu, L. Liu, F. Lombardi, and J. Han, "A review, classification and comparative evaluation of approximate arithmetic circuits," in ACM Journal on Emerging Technologies in Computing Systems (JETC), Aug. 2017, pp. 60:1–60:34.
- [26] J. Bonnot, V. Camus, K. Desnos, and D. Menard, "CASSIS: Characterization with adaptive sample-size inferential statistics applied to inexact circuits," in European Signal Processing Conference (EUSIPCO), 26th IEEE, Sept. 2018.
- [27] C. Yu and M. Ciesielski, "Analyzing imprecise adders using BDDs – a case study," in VLSI (ISVLSI), 2016 IEEE Computer Society Annual Symposium on, July 2016, pp. 152–157.
- [28] V. Camus, J. Schlachter, and C. Enz, "Energy-efficient digital design through inexact and approximate arithmetic circuits," in New Circuits and Systems Conference (NEWCAS), 2015 IEEE 13th International, June 2015, pp. 1–4.
- [29] W. Liu, L. Qian, C. Wang, H. Jiang, J. Han, and F. Lombardi, "Design of approximate radix-4 booth multipliers for error-tolerant computing," in Transactions on Computers (TC), IEEE, vol. 66, no. 8, Aug. 2017, pp. 1435–1441.
- [30] M. Franceschi, V. Camus, A. Ibrahim, C. Enz, and M. Valle, "Approximate FPGA implementation of CORDIC for tactile data processing using speculative adders," in 2017 New Generation of CAS (NGCAS), IEEE, Sept. 2017, pp. 41–44.
- [31] V. Camus, J. Schlachter, C. Enz, M. Gautschi, and F. K. Gurkaynak, "Approximate 32-bit floating-point unit design with 53% power-area product reduction," in European Solid-State Circuits (ESSCIRC), 42nd IEEE Conference, Sept. 2016, pp. 465–468.