

Low Power Circuit analysis with SiGe MOSFET at 22nm

¹R P Mahajan,²S R Patil,³D K Gautam

¹ Research Scholar,² Research Scholar,³ Professor
Electronics Department,

North Maharashtra University, Jalgaon, Maharashtra, India

Abstract : The paper presents the circuit implementation of pseudomorphic structure wherein the power analysis is carried with the help of CMOS circuits. The proposed device structure has incorporated silicon germanium (SiGe) layer as a channel. The device geometry is optimized for 22nm technology node. The high-k dielectric metal gate structure is used to provide the low leakage current. Silvaco Athena and Atlas simulators are used for simulation as well as for finding the electrical characteristics of the structures. Result comparison shows the presented device structure provides low power, high speed solution to the recent technology trends.

IndexTerms - High-k,Pseudomorphic-Structures, SiGe MOSFET, SILVACO TCAD, Threshold Voltage

I. INTRODUCTION

Scaling of the bulk complementary metal oxide semiconductor (CMOS) is struggling for further reduction due to the technology limitations. However, the scaling gives the greatest interest to accomplish the high integration, speed and performance. Moreover the scaling enables high device integration, the Power consumption is becoming one of the most critical design challenges in the VLSI circuits. Optimization techniques for low power are being employed at all design levels of abstraction. Paper proposes the optimized device structure and reports the power analysis at 22nm with basic building gates of CMOS circuits for the first time. Simultaneously the device is optimized for low leakage current and high speed operation.

As CMOS devices reaches to deep submicrometer and below consequently the gate dielectric thickness simultaneously gate leakage current becomes significant for power consumption. Analysis of the effect of leakage current on circuit operation shows increased leakage current more than 100 A/cm² may causes the computer chips to generate heat with power densities of 100 w/cm². This makes chip cooling challenging and costly. Conversely it becomes very challenging to control the leakage current and accordingly impact on the performance of the device as well as circuit [1]. Detailing of gate leakage current with different doping concentration of polysilicon gate for conventional silicon MOSFET can be found in [2]–[4]. Manju et al has reported the n-MOSFET structure with graded polysilicon. Device is implemented at 0.13 μ m with 18 \AA effective oxide thickness. Structure is analyzed for constant doping as well as consistently increasing doping at polysilicon gate. Results shows reduction in leakage current by 25 % for consistently increasing graded doped polysilicon [5].

In accordance with the International Technological Roadmap for Semiconductors (ITRS), sub-100-nm generation MOS devices requires the use of high-k dielectric materials with EOT less than 2 nm to reduce gate leakage current [6]. Review of high-k dielectric devices with metal gate can be found in [1]. Chau et al reported about the performance enhancement and reduction in gate leakage current via use of high-k dielectrics and metal gate electrodes [7]. Analysis of threshold voltage for high-k/metal gate structure is depicted by Ma Fei et al [8]. Author has implemented two dimensional structure with ISE-TCAD. The influence of metal gate and high-k stacks on the flat-band voltage is investigated in the paper. Intel has reported the successful implementation of silicon MOSFET on 45 nm with high-k metal gate.

All the previously reported work has carried with conventional silicon technology. However the further improvement in mobility can be achieved by the incorporation of silicon germanium layer into the structure. Due to the band gap difference in silicon and germanium material carrier can easily fall from higher band gap to lower. Generated strain will work as a mobility booster in nanometer regime [9]–[14].

Figure 1 represents the proposed implemented structure. SiGe channel layer is sandwiched between Si-cap layer and Si buffer layer. The purpose of Cap layer is to provide good interface quality with native oxide. LDD source and drain (S/D) structure is implemented with shallow junction depth. The use of metal gate with high-k dielectric further reduces the problem of leakage current [15], [16].

Section 2 of this paper gives details about the circuit implementation of the proposed device structure and corresponding power analysis. Moreover the device is already optimized for high switching speed as well as lower leakage current. Furthermore the detailed results are discussed in section 3. Concluding remarks are presented in section 4.




Fig. 1: Cross section of SiGe p-MOS structure




Fig. 2: HfO2/SiO2 stack as a dielectric with metal gate

II. MODELLING AND DESIGN OF THE DEVICE

Device is implemented at 22nm which is maintained as a device physical gate length with SILVACO Athena process simulator. Process is initiated with mesh formation followed by substrate declaration with the concentration 2×10^{18} . Epitaxial growth with phosphorous concentration 4×10^{16} is developed on the substrate. Spacer formation is done with Silicon Nitrite. Si buffer layer is developed with thickness 10 nm followed by SiGe layer with the same thickness and cap layer used is 7 nm thick. These three layers are doped with phosphorous. Phosphorous doping and Ge concentration in SiGe layer is varied to optimize the performance of the device. The fabricated structure is shown in figure 2.

As the device is at very small dimensions it is necessary to maintain shallow Source/Drain implantations. For the structures containing many non-planar layers more sophisticated simulation models are required. The most flexible and universal approach to simulate ion implantation in non-standard conditions is the Monte Carlo technique. Monte Carlo implantation method is used here for maintaining shallow junction depth. It is one type of deposition model mentioned in TCAD device simulator which can be used to model low-pressure chemical vapor deposition(LPCVD). Mentioned model is used with the statement implant along with tilt, energy and rotation. The model uses an analytical approach to calculate a surface diffusion through a normalized Gaussian distribution [17], [18]. Measured S/D junction depth(xj) is 3.54 nm with the concentration 2×10^{20} .

In conventional silicon CMOS technology doped polysilicon has used as the gate electrode. When voltage gets applied to doped polysilicon, depletion region will get formed. It reduces inversion charge resulting increase in threshold and degradation in drive current. These transistors exhibit severely degraded channel mobility due to the coupling of phonon modes in high-K to the inversion channel charge carriers. Mobility degradation could be reduced by using metal gate electrodes along with strained channel layer. Used electrodes will help to reduce phonon scattering. Metal gate is implemented on the same geometrical stack of oxides mentioned in B and represented in figure 3. Gate workfunction is important parameter which should be highlighted in device modeling. Workfunction for the implemented device is 3.95 [17] reflecting Al gate on HfO2 dielectric. Pseudomorphic n-MOSFET structure is optimized followed by the successful implementation of p-MOSFET.

There are two main components that constitute the power used by a CMOS integrated circuit: static power and the dynamic power. Static power essentially consists of the power used when the transistor is not in the process of switching and is essentially determined by the equation 1.

$$P_{static} = I_{static} \times VDD_i \tag{1}$$

Where, VDD is the supply voltage and Istatic is the total current flowing through the device. Typically, CMOS technology has been praised for its low static power. Dynamic power is the sum of transient power consumption and the capacitive load power consumption. Ptransient represents the amount of power consumed when the device changes logic states, i.e. "0" bit to "1" bit or vice versa. Capacitive load power consumption as its name suggests, represents the power used to charge the load capacitance. Together it is represented by equation 2

$$P_{dynamic} = P_{cap} + P_{trasiient} = (C_L + C).V_{DD}^2.f.N \quad (2)$$

where CL is the load capacitance, C is the internal capacitance of the circuit, f is the frequency of operation, and N is the number of bits that are switching. Conventionally as performance increases, meaning the speed and frequency of the IC increases, the amount of dynamic power also increases.

After more than two decades of relentless scaling to ever smaller dimensions for higher packing density, faster circuit speed, and lower power dissipation, CMOS technology has become the prevailing technology for very large scale integration (VLSI) applications today. Hence in the presented research work the device analysis is carried out with different CMOS circuits presented in figure 3 with 22 nm technology node device.




Fig. 3: Schematic diagram of implemented circuits

III. RESULTS AND ANALYSIS

In case of CMOS technology, the static power consumption is almost negligible hence the work is concentrated to calculate the dynamic power. For the power calculations equation 2 is used, wherein CL is the load capacitor which is considered as 3fF for the implemented CMOS inverter. The internal capacitor C is extracted from the device. The used p-MOSFET and n-MOSFET devices are virtually fabricated with the Silvaco Athena simulator at 22nm technology node. The electrical characterization of the device has been performed with Silvaco Atlas simulator and corresponding capacitors are calculated. Figure 3 represents the implemented CMOS inverter circuit along with the used capacitive load. In Table 1 implemented results are compared with the previously reported results [5]. Comparison is based on circuit power dissipation as well as device gate leakage current. From the analysis it has been found that the fabricated device structure provides the contributory solution for low power, high speed circuits with less leakage current.

Table 1 shows the calculated power for the inverter, NAND gate and NOR gate with VDD equals to 1.8 Volt, at 1 GHz frequency. Results shows that power dissipation is reduced with considerable amount as compared to previously reported results. Circuit performance is analyzed and detailed in figure label power. Power analysis is carried out for different frequencies with different drain power supplies. From the analysis it has been observed that the proposed device structure in the research gives optimum power consumption at CMOS circuit level.




Fig. 4: Power analysis of CMOS NAND and NOR

Table 1: Descriptive Statics

Type of the circuit	Implemented Circuit(V _{dd} =1.8 volt, freq=1GHz, 22nm gate length)	Reported Results (V _{dd} =0.9 volt, channel length =20nm)
Inverter	$9.84 \times 10^{-10} \text{W}$	$235 \times 10^{-9} \text{W}$
NAND Gate (Considering inverter as a load)	$3.01 \times 10^{-9} \text{W}$	--
NOR Gate (Considering inverter as a load)	$5.3 \times 10^{-9} \text{W}$	--

IV. CONCLUSION

In this paper the circuit level implementation of SiGe MOSFET with 22nm geometry node is analyzed. Circuit analysis shows that the fabricated device structure provides the contributory solution for low power, high speed circuits. Power analysis is carried out for different frequencies with different drain power supplies. From the analysis it has been observed that the proposed device structure in the research gives optimum power consumption at CMOS circuit level.

REFERENCES

- [1] M. Frank, "High-k/metal gate innovations enabling continued cmos scaling," in ESSCIRC (ESSCIRC), 2011 Proceedings of the, Sept 2011, pp. 50–58.
- [2] Choi, "Dopant profile and gate geometric effects on polysilicon gate depletion in scaled mos," in Electron Devices, vol. 49. IEEE Transactions, Jul 2002, pp. 1227–1231.
- [3] N. Yang, "A comparative study of gate direct tunneling and drain leakage currents in n-mosfet's with sub-2 nm gate oxides," in Electron Devices, vol. 47. IEEE Transactions, Aug 2000, pp. 1636–1644.
- [4] M. Marin, "A new method for the channel-length extraction in mosfets with sub-2-nm gate oxide," in Electron Devices, vol. 25. IEEE Transactions, April 2004, pp. 202–204.
- [5] M. Sarkar, "Impact of nonuniform graded dopant profile in polysilicon gate on gate leakage current," IEEE Transactions, vol. 52, pp. 1200–1204, 2005.
- [6] "Emerging research materials," in ITRS. International Technology Roadmap for Semiconductors, 2009.
- [7] R. Chau, J. Brask, S. Datta, G. Dewey, M. Doczy, B. Doyle, J. Kavalieros, B. Jin, M. Metz, A. Majumdar, and M. Radosavljevic, "Application of high-gate dielectrics and metal gate electrodes to enable silicon and non-silicon logic nanotechnology," Microelectronic Engineering, vol. 80, no. 0, pp. 1 – 6, 2005, 14th biennial Conference on Insulating Films on Semiconductors flNFOS2005g.
- [8] M. Fei., "A two-dimensional threshold voltage analytical model for metal-gate/high-k/sio₂/si stacked mosfet," in Chin. Physics, vol. 21. IEEE Transactions, 2012, pp. 107 306–1–7.
- [9] Y. J. Song, "Dc and rf characteristics of rpevd grown modulation doped si_{0.8}ge_{0.2} pmosfets," Solid State Electronics, vol. 48, pp. 315–320, 2004.
- [10] S. Thompson, "A 90nm logic technology featuring 50 nm strained silicon channel transistors, 7 layers of cu interconnects, low-k ild, and 1 m2 sram cell," in IEDM. IEEE, 2002, pp. 61–64.
- [11] K Riml, "Strained si nmosfets for high performance cmos technology," in VLSI Technology. IEEE, 2001, pp. 59–60.
- [12] Bhaumik K , "Theory and observation of enhanced, high field hole transport in si 1-xgex quantum well p-mosfets," in Electron Devices, vol. 43. IEEE Transaction, November 1996, pp. 1965–1971.
- [13] Yousif M, "Recent critical issues in si/si_{1-x}gex/si heterostructure fet devices," in Solid State Electronics, vol. 45. Elsevier, November 2001, pp. 1931–1937.
- [14] C. L. Royer, "Interfaces and performance: What future for nanoscale ge and sige based cmos?" Microelectronic Engineering, vol. 88, no. 7, pp. 1541 – 1548, 2011, proceedings of the 17th Biennial International Insulating Films on Semiconductor Conference 17th Biennial International Insulating Films on Semiconductor Conference.
- [15] R. Mahajan and D. K. Gautam, "Analysis of a sige mosfet at 22nm," Silicon, pp. 1–7, 2016. [Online]. Available: <http://dx.doi.org/10.1007/s12633-016-9407-y>
- [16] M. Rashmi and D. K. Gautam, "Analytical study of effect of channel doping on threshold voltage of metal gate high-k sige mosfet," Silicon, vol. 10, no. 1, pp. 85–90, Jan 2018. [Online]. Available: <https://doi.org/10.1007/s12633-017-9631-0>
- [17] "Atlas users manual," SILVACO TCAD, 2012.
- [18] "Athena users manual," SILVACO TCAD, 2012.