FPGA BASED SIMULATION OF A FEED FORWARD NEURAL NETWORK USING VHDL

B.M.S.S. Aditya1, B. Srinivasa Rao2, P. Premchand3
1Department of Computer Science Engineering, SRRMIST (SRM University), Kattankulathur, Chennai, Tamil Nadu, India- 603203
2Department of Computer Science Engineering, Gokaraju Rangaraju Institute of Engineering and Technology, Hyderabad, Telangana, India-500090
3Department of Computer Science Engineering, University College of Engineering, Osmania University, Hyderabad,

Abstract: In this paper a hardware implementation of a neural network using Field Programmable Gate Arrays (FPGA) is presented. Digital system architecture is designed to realize a feed forward neural network. The feed forward network has 7 nodes and 3 layers, and this network achieving node parallelism and layer parallelism the designed architecture is described using Very High Speed Integrated Circuits Hardware Description Language (VHDL). After a brief review the implementation our simulation results have been presented.

Index Terms - Neural network, FPGA, VHDL, feed forward network

1. INTRODUCTION

The interest in neural networks comes from the networks’ ability to mimic human brain as well as its ability to learn and respond. As a result, neural networks have been used in a large number of applications and have proven to be effective in performing complex functions in a variety of fields like pattern recognition, signal processing, control systems etc. Most of the work done in this field until now consists of software simulations, investigating capabilities of ANN models or new algorithms. But hardware implementations are also essential for applicability and for taking the advantage of neural network’s inherent parallelism. There are analog, digital and also mixed system architectures proposed for the implementation of ANNs. The analog ones are more precise but difficult to implement and have problems with weight storage. Digital designs have the advantage of low noise sensitivity, and weight storage is not a problem. With the advance in programmable logic device technologies, FPGAs has gained much interest in digital system design. They are user configurable. ANNs are biologically inspired and require parallel computations in their nature. Microprocessors are not suitable for parallel designs. Designing fully parallel modules can be available by ASICs and VLSIs but it is expensive and time consuming to develop such chips. In addition the design results in an ANN suited only for one target application. FPGAs not only offer parallelism but also flexible designs, savings in cost and design cycle.

Neuron is configurable in many architectures according to application, most common architecture neural network are feed forward neural network, feedback neural network. The Human brain consist of a large number, more than a billion of neurons that process information. Each cell works like a simple processor. The massive interaction between all cells and their parallelism create a network of neuron, is called as neural network. The basic model of a neuron as shown in Fig.1

II. FUNCTIONAL MODEL OF ARTIFICIAL NEURAL NETWORK

Neural networks have multiple neurons and each connected to each other be a connection and each connection has it own strength. This strength called weight of connection. This weight is positive or negative is depending on network connection. In this model we have multiple inputs at one neuron and each connected by a specific connection with is specific weight. When the input is passing through connection then input signal and weight is multiples, and generates a product term. This product term are many, each of every input and weight connection. Now sum of all product term and is give a final value to activate the particular neuron activation function to take the decision of neuron process. So an artificial neuron as shown in Fig1 is the basic element of a neural network. It consists of three basic components that include weights, threshold, and a single activation function. The activation function is most important factor in neural network. This activation function shows the relationship between input and output in linear, nonlinear, discrete or in continuous form. Fig 2 shows the mathematical model for neuron.
where, input in1, in2, in3….inn and is connected by interconnection wire with weight w1, w2, w3,….wn, and activation function is Ø determined that neuron is process or not. A processing unit sums the inputs, and then applies a non linear activation function (i.e. squashing/transfer/threshold function). An output line transmits the result to other neurons. The sum is intermediate result of summer where all product terms are sum. And finally output get from Ø activation function.

\[
\text{sum} = \sum_{i=0}^{n} \text{IN}(i) \times W(i)
\]

\[
\text{output} = \varnothing(\text{sum})
\]

Feed Forward Neural Network: Feed-forward networks have the following characteristics: Perceptrons are arranged in layers, with the first layer taking in inputs and the last layer producing outputs. The middle layers have no connection with the external world, and hence are called hidden layers. 2. Each perceptron in one layer is connected to every perceptron on the next layer. Hence information is constantly "fed forward" from one layer to the next., and this explains why these networks are called feed-forward networks. 3. There is no connection among perceptrons in the same layer. A general feed-forward neural network is as shown in Fig.3.

In this work we chose multiply and accumulate structure for neurons. In this structure there is one multiplier and one accumulator per neuron. The inputs from previous layer neurons enter the neuron serially and are multiplied with their corresponding weights. Every neuron has its own weight storage. Multiplied values are summed in an accumulator. The precision of the weights and input values are both 8-bits. The multiplier is an 8-bit by 8-bit multiplier, which results in a 16-bit product, and the accumulator is 16-bits wide. The activation function used is threshold value function. In this function sum value compare with a cut off value, when sum value is below then that cut off value then output is 0. And sum value is above then cut off value then output is 1.

III. IMPLEMENTATION APPROACH

There are many different approaches for neural network implementation like digital, analog, hybrid. In analog implementation approach is adopted for continues response and in digital for discrete value. Digital approach offers easy implementation of any complex application. Digital approach is having many way to implement neural network like custom IC, Digital signal processing. Application specific IC, Programmable logic device (PLD). This entire approaches programmable logic device gives high performances high capacity digital neural network. Implementation PLD is having one more property that is reconfigurable number of time. For PLD device programming is very easily by VHDL, like FPGA.

VHDL: VHDL stands for very high-speed integrated circuit hardware description language. This is one of the programming languages used to model a digital system by dataflow, behavioral and structural style of modeling. This language was first introduced in 1981 for the department of US Defense, in 1983 IBM, Texas instruments started to develop this language. High level modeling capabilities of VHDL enable the use of this language for modeling for neurons. In addition to being a fully concurrent language, VHDL descriptions can be written with one-to-one hardware correspondence that will be useful in the hardware implementation of our neural network. This language has two basic operation synthesis and simulation.

FPGA: FPGA is a silicon chip with unconnected logic gates. It is an integrated circuit that contains many (64 to over 10,000) identical logic cells that can be viewed as standard components. The individual cells are interconnected by a matrix of wires and programmable switches. Field Programmable means that the FPGA's function is defined by a user's program rather than by the manufacturer of the device. Depending
on the particular device, the program is either 'burned' in permanently or semi-permanently as part of a board assembly process, or is loaded from an external memory each time the device is powered up. An FPGA chip model is shown in Fig. 5.

**FPGA Flow Design:** A Typical FPGA design process is shown in Fig. 4. The design process and flow design for FPGA is explained taking a typical example of MPEG4 processor. At the outset, the requirements and functional specifications are made. For instance, a customer would like the design team to implement an MPEG4 processor that is able to run at 400 MHz and fit a particular Xilinx Spartan 6 chipset.

The design team would have to break up the MPEG4 processor into various functional blocks, and start to implement the designs. Often, the designer may choose either Verilog or VHDL as the hardware descriptive language (HDL). When a functional block is completed, it may be simulated to test its functionality. At this stage, timing delays are ignored, only functionality is checked in behavioral simulation. After the design is completed, the next stage would be to synthesis the design. The tool checks for syntax and design errors, before translating and mapping the codes to its logic gate equivalence. Now the digital logics interfaced to the external world via programmable input/output blocks. Depending on the I/O pins specified by the designer, the logic blocks chosen by the tool would be different. The process of mapping the logic gate equivalence to the actual logic blocks on the FPGA is known as **Place and Route.** The final step would be to generate the machine codes that would be downloaded to configure the FPGA.

**Application:** The application selected in this work feed forward neural network (four neurons in the input layer, two neurons in the hidden layer and one neuron in the output layer) is implemented on a XILINX Vertex 2p chip with 200,000 typical gate counts. Firstly, weights are written to a VHDL Package file. This file, along with other VHDL coding is compiled, synthesized and implemented with Xilinx ISE software tools. Simulations are made with ModelSim 5.4a. Finally the design is realized on a Diligent DHE demo board having the Xilinx FPGA chip.

The neuron is sub divided into 5 components
1. Input register
2. Weight register
3. Multiplier
4. Sum
5. Activation

The input register is 8-bit register to store input value and n is number of input value is 4. Similarly weight register is same to store the weight value and is also 4. Input and weight register output is connected to 8-bit multiplier, where input and weight value product is generate product terms (P). Prod = IN * Wh Here n is number of input value. 0, 1, 2..n.Prod is product terms, IN is input and Wh is weight. The output of summer is 8-bit, which is connected to comparator (activation function). Comparator is working on LUT condition, and condition is depending on threshold activation function.

IV. RESULTS AND DISCUSSION

In this paper, implementation of neuron is done in VHDL language where synthesis and simulation result shown below.

VHDL code implementation for neuron

- This VHDL code of a neuron is synchronous with respect to positive edge of system clock (clock). And have reset(r) functionality, for any moment system goes back to initial state.
- Input X, which is 4 address arrays with standard logic data type, each address has 8 bit data. {X (0), X (1), X (2), X (3)}.
- Weight w, which is also 4 address array with standard logic data type, each address has 8 bit data. {W (0), W (1), W (2), W (3)}.
- Output is 1 bit data type.

A Device summary
FPGA Device family – virtex2p
    Device – xc2vp7
    Package – fg456
    Speed grade - -5
    Optimization goal – speed

HDL synthesis report
8-bit register :
    Number of bonded IOBs: 50 out of 248 0%
    Number of MULT18X18s:35 out of 44 79%
    Number of GCLKs: 1 out of 16 6%
    10x9-bit multiplier: 7
    8x8-bit multiplier: 28
    9-bit comparator less: 7
    8-bit adder : 27

Device utilization summary
Selected Device: xc2vp7fg456-5
    Number of Slices: 294 out of 4928 5%
    Number of Flip Flops: 56 out of 9856 0%
    Number of input LUTs: 439 out of 9856 4%
    10-bit adder : 7
    16-bit adder : 21

Timing Summary:
    Minimum period: 14.472ns (Maximum Frequency: 69.099MHz)
    Minimum input arrival time before clock: 20.180ns
    Maximum output required time after Clock: 4.717ns
V. FUTURE WORK AND CONCLUSION

The aim of this research is to implement a single neuron in the domain of speed and minimum hardware. This neural is multiple inputs with threshold activation function on FPGA Spartan-II xc2s15 -5 tq144 hardware. This neuron implementation used arithmetic component and LUT to achieve maximum speed of processing. This basic neuron is used to implement any kind neural network and its application like feed forward, feedback, and multi layer parallel network.

VI. ACKNOWLEDGEMENTS

The authors are thankful to the respective affiliated institutions for the facilities provided.

REFERENCES


[3] Pankaj kumar Sharma and Mr. Ravishanker Sharma Implementation of Neural Network Model For Cancer Detection Based On Back Propagation With The Help of Python Based Hardware Description Language International Journal of Converging Technologies and Management (IJCTM) Volume 3, Issue 1, 2017 ISSN : 2455-7528


[20] Some content and figures have been taken from Wikipedia.